期刊文献+

Review of Technologies for High-Voltage Integrated Circuits 被引量:1

原文传递
导出
摘要 High-Voltage power Integrated Circuits(HVICs) are widely used to realize high-efficiency power conversions(e.g., AC/DC conversion), gate drivers for power devices and LED lighting, and so on. The Bipolar-CMOS-DMOS(BCD) process is proposed to fabricate devices with bipolar, CMOS, and DMOS modes, and thereby realize the single-chip integration of HVICs. The basic integrated technologies of HVICs include High-Voltage(HV) integrated device technology, HV interconnection technology, and isolation technology. The HV integrated device is the core of HVICs. The basic requirements of the HV integrated device are high breakdown voltage, low specific on-resistance,and process compatibility with low-voltage circuits. The REduced SURFace field(RESURF) technology and junction termination technology are developed to optimize the surface field of integration power devices and breakdown voltage. Furthermore, the ENhanced DIelectric layer Field(ENDIF) and REduced BULk Field(REBULF) technologies are proposed to optimize bulk fields. The double/triple RESURF technologies are further developed, and the superjunction concept is introduced to integrated power devices and to reduce the specific on-resistance. This work presents a comprehensive review of these technologies, including the innovation technologies of the authors’ group,such as ENDIF and REBULF, substrate termination technology prospective integrated technologies and HVICs in wide band gap semiconductor materials are also discussed.
出处 《Tsinghua Science and Technology》 SCIE EI CAS CSCD 2022年第3期495-511,共17页 清华大学学报(自然科学版(英文版)
  • 相关文献

参考文献3

二级参考文献25

  • 1Chen G. Design and characterization of ESD protection for RFICs [Dissertation]. Chicago, USA: Illinois Institute of Technology, 2003.
  • 2Gong K. ESD protection in copper interconnect and ESD-to-circuit performance influences [Dissertation]. Chicago, USA: Illinois Institute of Technology, 2001.
  • 3Wang A. On-Chip ESD Protection for Integrated Circuits: An IC Design Perspective. Kluwer Academic Publishers, USA, 2002.
  • 4Wang A, Feng H, Zhan R, et al. ESD protection design for RF integrated circuits: New challenges. In: Proc. IEEE Custom Integrated Circuits Conf. Orlando, USA, 2002: 411-418.
  • 5Chen G; Feng H, Xie H, et al. RF characterization of ESD protection structure. In: Proc. IEEE Radio Frequency Integrated Circuits Symp. Fort Worth, USA, 2004: 379-382.
  • 6Chang C-Y, Ker M-D. On-chip ESD protection design for GHz RF integrated circuits by using polysilicon diodes in sub-quarter-micron CMOS process. In: Proc. IEEE VLSI Technology, Systems and Applications Symp. Taipei, 200 h 240-243.
  • 7Velghe R, de Vreede P, Woerlee E Diode network used as ESD protection in RF applications In: Proc. Electrical Overstress and Electrostatic Discharge Symp. Portland, USA, 2001: 335-343.
  • 8Richier C, Salom P, Mabboux G, et al. Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 μm CMOS process. In: Proc Electrical Overstress and Electrostatic Discharge Symp. Anaheim, USA, 2000:251-259.
  • 9Kleveland B, Maloney T, Morgan I, et al. Distributed ESD protection for high-speed integrated circuits. IEEE Elec. Dev. Lett., 2000, 21(8): 390-392.
  • 10Ker M D, Chou C I, Lee C M. A novel LC-tank ESD protection design for Giga-Hz RF circuits. In: Proc. IEEE Radio Frequency Integrated Circuits Symp. Philadelphia, USA, 2003: 115-118.

共引文献5

同被引文献8

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部