期刊文献+

一种抗单粒子效应的加固技术研究 被引量:3

Research on a Strengthening Technique against Single Event Effect
下载PDF
导出
摘要 针对数字波控电路在星载控制电路应用中存在的单粒子翻转效应问题,提出了一种基于DICE单元的双稳态D触发器设计改进,设计了一种能够抵御众多类型单粒子翻转效应的D触发器,并基于该D触发器,结合电路级单粒子加固技术设计了一款串并转换芯片。测试表明,采用改进D触发器结构的波控芯片能够抵御至少80 MeV的单粒子效应事件。芯片峰值功耗不大于10 mA,写入速率不低于10 MHz,功耗为1 mW/MHz。 In view of the problem of single particle flip effect,which exits in the digital wave control circuit in load control circuit application,this paper puts forward a bistable D trigger design improvement based on DICE unit,designs a D trigger which can resist many types of single particle flip effect.And based on the D trigger,combined with circuit level single particle reinforcement technology,it designs a string and conversion chip.Tests show that a wave-control chip with an improved D-trigger structure can resist the Single Event Effect events of 80 MeV at least.The peak power consumption of the chip is not more than 10 mA,the write rate is not less than 10 MHz,and the power consumption is 1 mW/MHz.
作者 齐贺飞 王磊 王鑫 王绍权 张梦月 QI Hefei;WANG Lei;WANG Xin;WANG Shaoquan;ZHANG Mengyue(The 13th Research Institute of China Electronics Technology Group Corporation,Shijiazhuang 050051,China)
出处 《现代信息科技》 2022年第6期41-45,共5页 Modern Information Technology
关键词 单粒子效应 抗辐照 三模冗余 Single Event Effect(SEE) Radiation resistance Triple Modular Redundancy
  • 相关文献

参考文献2

二级参考文献20

  • 1Oldham T R, McLean F B. Total ionizing dose effects in MOS oxides anddevices. IEEE Trans Nucl Sci, 2003, 50: 483-499.
  • 2Lacoe R C. Improving integrated circuit performance through the application of hardness-by-design methodology. IEEE Trans Nucl Sci, 2008, 55:1903- 1925.
  • 3Velazco R, Fouillat P, Reis R. Radiation Effects on Embedded Systems. Netherlands: Springer, 2007.
  • 4Mayer D C, Lacoe R C, King E E, et al. Reliability enhancement in high-performance MOSI?ETs by annular transistor design. IEEE Trans Nucl Sci, 2004, 51:3615-3620.
  • 5Anelli G, Campbell M, Delmastro M, et al. Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments: practical design aspects. IEEE Trans Nucl Sci, 1999, 46:1690- 1696.
  • 6Hatano H, Takatsuka S. Total dose radiation-hardened latch-up free CMOS structures for radiation-tolerant VLSI designs. IEEE Trans Nucl Sci, 1986, 33:1505- 1509.
  • 7Mitra S, Seifert N, Zhang M, et al. Robust system design with built-in soft-error resilience. Computer, 2005, 38:43-52.
  • 8Faceio F. Single event effects in static and dynamic registers in a 0.25ram CMOS technology. IEEE Trans Nucl Sci, 1999, 46:1434-1439.
  • 9Niranjan S, Frenzel J F. A comparison of fault-tolerant state machine architectures for space-borne electronics. IEEE Trans Nucl Sei, 1996, 45:109-113.
  • 10Calin T, Nicolaidis M, Velazco R. Upset hardened memory design for submicron CMOS technology. IEEE Trans Nucl Sci, 1996, 43:2874-2878.

共引文献5

同被引文献36

引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部