期刊文献+

C-R型多通道10 bit SAR-ADC设计 被引量:1

A design of 10 bit C-R multi-channel SAR-ADC
下载PDF
导出
摘要 采用0.13μm工艺,设计并实现了一款单端CR型分级的10 bit SAR-ADC。在设计中,CR型分级的采用显著降低了芯片面积,高5位的温度计码控制有效消除时钟溃通等误差,自举开关的设计提高了采样精度,前置放大器的高精度静态比较器有效降低失调、提升了转换精度。设计的ADC内核尺寸为580μm×290μm,后仿真结果显示,在采样率1 MS/s下,输入正弦信号200 kHz时,ENOB可达9.5位,EO=1 LSB。 This paper presents a design and implementation of a multi 10-bit successive approximation register anglog-to-digital converter(ADC)with a 0.13μm technology.A C-R DAC optimization technique is utilized in proposed design to reduce the area of ADC.Using thermometer codes to reduces harmonic distortions due to clock feedthrough.Using bootstrapped switch to improve sampling accuracy.The comparator is designed using static architecture with preamplifiers to eliminate offset.The chip is 580μm×290μm.The post simulation show that with an sampling ratio of 1 MS/s,200 kHz signal,the ENOB is 9.5 bit and EO=1 LSB.
作者 邓玉清 牛洪军 Deng Yuqing;Niu Hongjun(China Key System&Integrated Circuit Co.,Ltd.,Wuxi 214035,China;Wuxi Imeng Electronic Technology Co.,Ltd.,Wuxi 214035,China)
出处 《电子技术应用》 2022年第7期44-48,共5页 Application of Electronic Technique
关键词 模数转换 温度计码 CR逐次逼近 静态放大器 自举开关 analog-digital conversion thermometer code C-R successive approximation static amplifier bootstrap switch
  • 相关文献

参考文献10

二级参考文献60

  • 1孙彤,李冬梅.逐次逼近A/D转换器综述[J].微电子学,2007,37(4):523-531. 被引量:18
  • 2CROLS J, STEYAERT M. Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages [J]. IEEE JSSC, 1994,29(8) : 936-942.
  • 3PROMITZER G. 12-bit low-power fully differential switched capacitor noncalibrating successive approximation ADC with 1 MS/s[J]. IEEE JSSC ,2001,36(7) : 1138-1143.
  • 4HESTER R K. Fully differential ADC with rail-to-rail commonmode range and nonlinear capacitor compensation [J]. IEEE J SSC, 1990,25(12) : 173-183.
  • 5DEGERLI Y, FOURCHES N, ROUGER M, et al. Low-power autozeroed hi.speed comparacor for the readout chain of a CMOS monolithic active pixel sensor based vertex detector [J]. IEEE Trans on Nuclear Science,2003,50(5) : 1709-1717.
  • 6LE H P, SINGH J, HIREMATH L, et al. Ultra-low-power variable-resolution successive approximation ADC for biomedical application [J]. E L, 2005,41 ( 11 ) : 634-635.
  • 7SNOEIJ M F,THEUWISSEN A J P, HUIJSING J H. A 1.8 V 3.2/spl mu/W comparator for use in a CMOS imager columnlevel single-slope ADC [C]// IEEE Int Syrup on Circuits and Systems. Kobe, Japan ,2005 : 6162-6165.
  • 8SCOTt M D,BOSER B E,PISTER K S J.An ultra low power ADC for distributed sensor networks [ C ]// Proc of the 28th European Solid-State Circuits Conf. San Francisco, Calif, USA, 2002,9 : 255-258.
  • 9RAZAVI B,WOOLEY B A. Design techniques for high-speed, high-resolution comparators [J] .IEEE J SSC, 1992,27(12): 1916-1926.
  • 10FAYOMI C J B,ROBERTS G W,SAWAN M.A 1-V,10-bit rail-to-rail successive approximation analog-to-digital converter in standard 0.18 μm CMOS technlogy [C] // IEEE Int Syrup on Circuits and Systems .Sydney,NSW,Australia,2001 : 460 463.

共引文献11

同被引文献3

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部