期刊文献+

基于电阻网络修调的高精度基准源 被引量:3

High-Precision Reference Source Based on Resistor Network Trimming
下载PDF
导出
摘要 针对高精度集成电路系统,工艺条件导致的误差需要通过修调弥补。基于0.18μm CMOS工艺设计了一种针对片上基准源的修调电路,通过调整数字输入信号,对电阻网络修调电路进行控制,通过重配置输出级电阻比例,从而达到对基准源电压的调整。基准源采用改进的Neuteboom带隙电路,在5 V电源电压的工艺条件下进行仿真测试,在-40~125℃温度范围内,实现了2.98×10^(-6)/℃的温度系数。通过电阻网络修调的基准电压变化范围为2.3840~2.5154 V,电压修调步长为2 mV。 For high-precision integrated circuit systems,errors caused by process conditions need to be compensated by trimming.Based on the 0.18μm CMOS process,a trimming circuit for the on-chip reference source is designed.Through adjusting digital input signal,the resistor network trimming circuit is controlled,and the output stage resistance ratio is reconfigured to achieve the adjustment of the reference source voltage.The reference source adopts the improved Neuteboom bandgap circuit,and the simulation test is carried out under the process condition of the supply voltage of 5 V.The temperature coefficient of 2.98×10^(-6)/℃is realized in the temperature range of-40-125℃.The variation range of the reference voltage trimmed by the resistor network is 2.3840-2.5154 V,and the voltage trimming step is 2 mV.
作者 胥权 赵新 龚敏 高博 Maureen Willis XU Quan;ZHAO Xin;GONG Min;GAO Bo;WILLIS Maureen(Sichuan Key Lab of Microelectronics Technology,Division of Microelectronics,College of Physics,Sichuan University,Chengdu 610064,China)
出处 《电子与封装》 2022年第7期29-33,共5页 Electronics & Packaging
关键词 带隙基准 修调电路 温度系数 电阻网络 bandgap reference trimming circuit temperature coefficient resistor network
  • 相关文献

参考文献5

二级参考文献50

  • 1RAZAVIB.模拟CMOS集成电路设计[M].陈贵灿,程军,译.西安:西安交通大学出版社,2002:319-320.
  • 2[1]Filanovsky,I.M and Allam,"A Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits",IEEE.Circuits and Systems,vol.48,pp.876-884,July.2001
  • 3[2]Plasma processed materials Group,National Physical Laboratory,"advanced current mirrors for low voltage analog designs" IEEE.Semiconductor Electronics,pp.258-263,Dec 2004
  • 4[3]Fiori,F and Crovetti,P.S,"Compact temperature-compensated CMOS current reference",IEEE.Electronics Letters,vol.39,pp.42-43,Jan.2003
  • 5[4]Fiori F and Crovetti,P.S,"A New Compact temperature-compensated CMOS current reference",IEEE.Circuits and Systems,vol.52,pp.724-728,Nov.2005
  • 6[5]David johns and Ken Martin,Analog Integrated Circuits Design,New York,Wiley,1997
  • 7[6]P.R.Gray and R.G.Meyer,Analysis and Design of Analog Integrated Circuits,3rd Edition,New York,Wiley,1992
  • 8[7]Jingmei Lu.,Yi Wang,Nuo Xu and Minglun Gao,"Temperature compensation in bootstrapped current reference source",IEEE.Electron Devices and Solid-State Circuits,pp.491-494,Dec.2003
  • 9RINCONMORA G A.Voltage references-from diodes to precision high-order bandgap circuits[M].USA:IEEE Press,2002:45-118.
  • 10LEE I,KIM G,KIM W.Exponential curvature recompensated Bi CMOS bandgap references[J].IEEE J Solid-State Circuits,1994(29):1396-1403.

共引文献30

同被引文献14

引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部