期刊文献+

芯片传导瞬态电磁干扰下的防护特性研究 被引量:2

Research on Protection Characteristics of Chip Under Conducted Transient Electromagnetic Interference
下载PDF
导出
摘要 瞬态电压抑制器(TVS)二极管作为常用的抑制瞬态电磁干扰的防护器件,在芯片的防护中有关键作用。文章采用传输线脉冲(TLP)测试方法,对有一定代表性的六款TVS二极管在10~1000 ns五组脉冲宽度、0.5~1800 V的TLP干扰信号作用下的瞬态响应进行了多角度分析。重点研究了工程中常用的三款不同型号的数字芯片和模拟芯片在TVS二级管防护后,受到不同脉宽TLP应力作用下的防护特性。测试结果表明:芯片并联TVS二极管后,多数情况下即使TLP电压达到1800 V,TVS二极管对芯片仍有较好的防护。这种基于不同脉宽特性的研究思路,为不同应用场景的器件防护奠定了基础,实测数据为精确建立TVS仿真模型提供了可能。 Transient voltage suppressor(TVS)diode,as a common protective device to suppress transient electromagnetic interference,plays a key role in chip protection.Using the transmission line pulse(TLP)test method,the transient response of six representative TVS diodes under the action of 10~1000 ns five groups of pulse width,0.5~1800 V TLP interference signal is analyzed from multiple angles.This paper focuses on the protection characteristics of three different types of digital chips and analog chips commonly used in engineering under the TLP stress of different pulse width with the TVS diode protection.The test results show that TVS diodes still have good protection for the chip even if the TLP voltage reaches 1800 V in most cases after the chip is connected in parallel with TVS diodes.This research idea based on different pulse width characteristics lays a foundation for the protection of devices in different application scenarios.The measured data provides the possibility of accurately establishing TVS simulation model.
作者 付路 阎照文 刘玉竹 苏丽轩 Fu Lu;Yan Zhaowen;Liu Yuzhu
出处 《安全与电磁兼容》 2022年第4期38-42,66,共6页 Safety & EMC
基金 国家自然科学基金(61427803和61271044)。
关键词 TVS二极管 浪涌 芯片 防护 TLP测试 ansient voltage suppressor(TVS)diode surge chip protection transmission line pulse(TLP)test
  • 相关文献

参考文献4

二级参考文献21

  • 1王振兴,武占成,张希军,高永生.ESD防护器件测试系统性能研究[J].河北科技大学学报,2011,32(S1):67-70. 被引量:3
  • 2李永坤,郝跃,罗宏伟.ESD电热模拟分析[J].半导体技术,2007,32(1):77-81. 被引量:2
  • 3Hartwig B. What is a silicon transient voltage suppressor and how does it work?[J]. Vishay Semiconductors, 2004(1):256-257.
  • 4JIANG R H C,Tseng T K,CHEN C H,et al. Design of on-chip transient voltage suppressor in a silicon-based transceiverIC to meet IEC system-level ESD specification[C]// IC Design & Technology(ICICDT),2011 IEEE International Conferenceon. [S.l.]:IEEE, 2011:1-4.
  • 5Salcedo J A,Hajjar J J. Modeling of high voltage devices for ESD event simulation in SPICE[J]. Microelectronics Journal,2012,43(5):305-311.
  • 6Monnereau N,Caignet F,Tremouilles D,et al. A system-level electrostatic-discharge-protection modeling methodology fortime-domain analysis[J]. Electromagnetic Compatibility IEEE Transactions on, 2013,55(1):45-57.
  • 7Sze S M,Ng K K. 半导体器件物理[M]. 施敏,伍国珏,耿莉,译. 西安:西安交通大学出版社, 2006.
  • 8Pribytny P,Donoval D,Chvala A,et al. Electro-thermal analysis and optimization of edge termination of power diodesupported by 2D numerical modeling and simulation[J]. Microelectronics Reliability, 2012,52(3):463-468.
  • 9Duvivier F,Guichard E. Worst-case SPICE model generation for a process in development using Athena, Atlas,Utmostand Spayn[C]// Microelectronics,2001.ICM 2001 Proceedings. The 13th International Conference on. [S.l.]:IEEE, 2001:11-18.
  • 10Bahrudin M S,Abdullah S F,Ahmad I. Statistical modeling of solar cell using Taguchi method and TCAD tool[C]// SemiconductorElectronics(ICSE),2012 10th IEEE International Conference on. [S.l.]:IEEE, 2012:1-5.

共引文献14

同被引文献1

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部