期刊文献+

关于“数字集成电路验证技术”课程教学过程探究 被引量:2

Exploration on the Teaching Process of the Course of Digital Integrated Circuit Verification Technology
下载PDF
导出
摘要 随着集成电路技术的飞速发展,片上系统(SOC)已经成为当今集成电路的主流。SOC系统级芯片验证是目前芯片设计过程中的重要环节,其相关人才需求更是迫切。然而,集成电路领域里对芯片进行硅前验证的相关课程却非常少。因此,在集成电路与集成系统专业开设“数字集成电路验证技术”课程就显得非常必要。通过探究“数字集成电路验证技术”课程教学内容,科学系统地分析了课程在教学中存在的主要问题,在授课方式、授课内容、实验平台、师生互动、教学手段等方面提出了行之有效的改进措施,从而为该课程的教学改革提出了改进方案。 With the rapid development of integrated circuit technology, SOC(System on Chip) has become the mainstream of integrated circuit today. SOC system-level chip verification is an important link in the current chip design process, and its related talent demand is urgent. However, there are very few courses on pre-silicon verification in the field of integrated circuits. Therefore, it is necessary to offer the Digital Integrated Circuit Verification Technology course in the integrated circuit and integrated system major. This paper explores the teaching content of the course of Digital Integrated Circuit Verification Technology, scientifically and systematically analyzes the main problems existing in the teaching, and then puts forward some effective improvement measures in the teaching methods, the teaching content, the experimental platform, the teacher-student interaction, and teaching means, puts forward some improvement measures, thus to promote the teaching reform of the course.
作者 杨燕 马文英 YANG Yan;MA Wen-ying(College of Communication Engineering〔College of Microelectronics〕,Chengdu University of Information Technology,Chengdu,Sichuan 610000,China)
出处 《教育教学论坛》 2022年第31期81-84,共4页 Education And Teaching Forum
基金 2021年度成都信息工程大学校选项目“‘数字集成电路验证技术’虚拟仿真实验教学平台”(JYJG2021077)。
关键词 集成电路 芯片验证 教学改革 integrated circuit chip verification teaching reform
  • 相关文献

参考文献4

二级参考文献24

  • 1黎忠文,向兆山.“做中学”模式在计算机教学中的探索[J].计算机教育,2006(10):30-32. 被引量:27
  • 2Janick Bergeron,Eduard Cerny,Alan Hunter,et al.SystemVerilog验证方法学[M].夏宇闻,杨雷,陈先勇,等译.北京:北京航空航天大学出版社,2007.
  • 3Stuart Sutherland.SystemVerilog,Modelsim and You[EB/OL].http://www.Sutherland-hdl.com,2004.
  • 4Stuart Sutherland.The Hardware Description and Verificaion Language[EB/OL].http://www.sutherland-hdl.com,2003.
  • 5SystemVerilog 3.1a Language Reference Manual Accellera's Extensions to Verilog[M].Accellera,Napa,California,2004.
  • 6Stuart Sutherland,Simon Davidmann,Peter Flake.SystemVerilog for Design[M].Springer,2006.
  • 7Chris Spear.SystemVerilog for Verification[M].Springer,2006.
  • 8Janick Bergeron.Writing Testbenches using SystemVerilog[M].Springer,2005.
  • 9[2]Janick Bergeron.WRITING TESTBENCHES Functional Verification of HDL Models[M].NEW YORK,KLUWER.ACADEMIC PUBLISHERS,2002.
  • 10[3]Accellera Organization.System Verilog 3.1a Language Reference Manual Accellera's Extensions to Verilog[M].California,Accellera Organization Inc,2004.

共引文献3

同被引文献12

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部