期刊文献+

共享Cache分区在机载系统中的应用研究

Research on Application of Shared Cache Partition in Airborne System
下载PDF
导出
摘要 多核技术以其性能高、功耗低、通信延迟小等优点已成为机载嵌入式领域的新选择。共享Cache作为多核处理器一个重要的共享资源,严重影响着机载系统的确定性。对基于容量划分的共享Cache分区技术和基于Cache行划分的共享Cache技术进行介绍,以T2081多核处理器为例,对其共享Cache进行基于Cache行划分的分区设计。在应用层模拟了4个分区,每个分区分配相同数量的Cache行,通过不断调整各个分区的访存数据量,测试Cache分区和Cache共享两种模式对系统确定性的影响,并对测试结果进行对比分析。 Multi core processors,for the advantages of high performance,low power consumption and low communication latency,have become the new choice in airborne embedded field.Nevertheless,the use of multi core processors in airborne embedded field faces the challenges of deterministic as a result of the shared resources,such as the shared cache.This paper introduces the shared cache partition methods based on capacity and cache line.Based on T2081 multi core processors,we make cache partition design of shared cache.In the application layer,we simulation four application partitions with same cache capacity,by adjusting capacity of each partition testing and contrasting the influences on deterministic caused by shared cache and cache partition.
作者 白鹭 海钰琳 张黎 BAI Lu;HAI Yu-lin;ZHANG Li(Xi′an Aeronautics Computing Technique Research Institute,AVIC,Xi′an 710000,China)
出处 《航空计算技术》 2022年第5期119-122,共4页 Aeronautical Computing Technique
基金 航空科学基金项目资助(2013ZC31005)。
关键词 分区 多核处理器 共享CACHE 确定性 partition multi core processors shared cache deterministic
  • 相关文献

参考文献1

二级参考文献7

  • 1段宗涛,周兴社,董明峰.主存储器访问调度技术研究[J].微电子学与计算机,2004,21(10):55-59. 被引量:4
  • 2江喜平,高德远,张盛兵,王晶.CISC中混合Cache的优化设计[J].计算机工程与应用,2006,42(10):109-111. 被引量:3
  • 3Ghasemzadeh H, Mazrouee S, Kakoee MR. Modified pseudo LRU replacement algorithm [ J ]. Engineering of Computer Based Systems. 2006 (52) :27 - 30.
  • 4Soryani Mohsen, Sharifi Mohsen. Performance Evaluation of Cache Memory Organizations in Embedded Systems [ J]. Information Technology,2007:1045 - 1050.
  • 5Nurvitadhi E,Jumnit Hong, Shih- Lien Lu. Active Cache Emulator [ J ]. Very Large Scale Integration (VLSI) Systems,2008 (7) :229 - 240.
  • 6Si- En Chang, Chia - Chang Hsu. Efficient simulation methods for multi - level cache memory hierarchies [ J ]. System Sciences, 1994 (4) :221 - 230.
  • 7Kharbufli M, Solihin Y. Counter - based cache replacement algorithms [ J ]. Computer Design : VLSI in Computers and Processors. 2005 (10) :61 - 68.

共引文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部