期刊文献+

指数函数的fpga实现及算法优化

Fpga Implementation and Algorithm Optimization of Exponential Function
下载PDF
导出
摘要 采用切比雪夫多项式逼近指数函数,并用modelsim进行仿真验证。针对“积之和”的函数形式,采用分布式算法对计算过程进行优化,提高运算速度。用流水线方式实现运算过程。通过缩小LUT设计规模,减小芯片面积,采用并行运算进一步提高运算速度。 Exponential function is widely used. Chebyshev polynomial is used to approximate the exponential function,and the simulation is carried out with Modelsim. For the function form of "sum of products", the distributed algorithm is used to optimize the calculation process and improve the operation speed. Pipeline method is used to realize the operation process.By reducing the design scale of LUT, the chip area is reduced. The parallel algorithm is adopted to further improve the operation speed.
作者 刘恒 钟俊 刘辉 Liu Heng;Zhong Jun;Liu Hui(Anhui Vocational and Technical College,Hefei 230011,China)
出处 《廊坊师范学院学报(自然科学版)》 2022年第3期39-41,51,共4页 Journal of Langfang Normal University(Natural Science Edition)
基金 2020年度安徽高校自然科学研究项目“基于物联网技术下智能变电站测量设备的研究及应用”(KJ2020A1035)。
关键词 函数逼近 分布式算法(DA) 并行运算 查找表(LUT) function approximation distributed algorithm(DA) parallel operation lookup table(LUT)
  • 相关文献

参考文献4

二级参考文献25

  • 1丁丹.FIR滤波器的FPGA高效实现和巧妙验证[J].电子科技,2005,18(9):29-32. 被引量:1
  • 2谭家杰.基于数字信号处理的循环卷积教学探讨[J].衡阳师范学院学报,2005,26(6):168-170. 被引量:3
  • 3李林.利用DA算法实现大规模FIR滤波器[J].实验科学与技术,2006,4(2):7-9. 被引量:8
  • 4刘圆,黄晨灵,高佩君,闵昊.基于分段查找表的高速FIR滤波器的设计实现[J].微电子学,2006,36(5):674-678. 被引量:6
  • 5丁玉美,高西全.数字信号处理[M].西安:西安电子科技大学出版社,2008.151-211.
  • 6Huang W, Anderson D V. Modified sliding-block distributed arithmetic with offset binary coding for adaptive filters [J]. Journal of Signal Processing Systems, 2011, 63(1): 153 163.
  • 7Meher P K. New approach to LUT implementation and accumulation for memory-based multiplication [C]. Proc. IEEE Int. Symp. Cire. and Syst. , 2009: 453-456.
  • 8Meher P K. FPGA efficient and flexible realization of FIR systolization using filters by distributedarithermetic [J]. IEEE Transactions on Signal Processing, 2008, 56(7): 3009-3017.
  • 9Lo H J, Yoo H J, Anderson D V. A reusable dis- tributed arithmetic architecture for FIR Filtering [J]. IEEE, 2008: 233-236.
  • 10Wang Sen, Tang Bin, Zhou Jun. Distributed ari- thmetic for FIR filter design on FPGA [J]. International Conference on Communications, Circuits and Systems, 2007(10): 620 623.

共引文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部