期刊文献+

三模冗余对SRAM型FPGA寄存器上电状态的影响分析

Analysis of XTMR processing results of register power-on state based SRAM FPGA
下载PDF
导出
摘要 SRAM型FPGA容易受到空间辐射环境引起的单粒子翻转效应影响,造成软件在轨故障进而影响任务成败,因此在空间应用时普遍采用三模冗余技术进行设计加固来提高软件可靠性。使用Xilinx TMRTool工具实现SRAM型FPGA的三模冗余是目前流行的三模冗余实现方式,该方式无需额外编写代码,简化了设计师的工作。分析了Xilinx TMRTool对软件网表文件的改变流程和机理,对比了三模冗余处理前后FPGA寄存器的不同布局布线结果,分析了三模冗余工具对寄存器置位和复位的影响,给出了以SRAM型FPGA为核心控制器的产品设计建议。 SRAM-based FPGAs in high-radiation environments will almost certainly experience radiation-induced single event upset(SEU),which can cause physical damage to Xilinx FPGAs and result in the software errors and the meaningless works.Therefore,triple modular redundancy(TMR)approach is generally used in the design’s reinforcement to improve the reliability of the software.Xilinx TMRTool implementation is one of the popular ways of TMR.No additional code is required and it simplifies the process of designing an XTMR system.In this paper,writers analysis the changes of netlist and compare the differences of Place&Route implementation with or without TMR.As a result,Xilinx TMRTool modifies the tie of Flip-Flops’SR and REV pins.Some suggestions are given for the product design based on Virtex-II FPGA family.
作者 马小霞 李园 贾露娟 郭睿 MA Xiaoxia;LI Yuan;JIA Lujuan;GUO Rui(Physical Institute of Lanzhou Space Technology,Lanzhou 730000,China)
出处 《空间电子技术》 2022年第5期83-87,112,共6页 Space Electronic Technology
基金 国家自然科学基金(编号:61971209)
关键词 FPGA 半锁结构 TMRTool 三模冗余 寄存器 field-programmable gate array half-latches TMRTool triple module redundancy register
  • 相关文献

参考文献4

二级参考文献37

  • 1邢克飞,杨俊,王跃科,肖争鸣,周永彬.Xilinx SRAM型FPGA抗辐射设计技术研究[J].宇航学报,2007,28(1):123-129. 被引量:51
  • 2黄影,张春元,刘东.SRAM型FPGA的抗SEU方法研究[J].中国空间科学技术,2007,27(4):57-65. 被引量:12
  • 3Robert F,Hodson1,Kevin Somervill1,John Williams2,et al.An architecture for reconfigurable computing in space[C].Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),Washington DC:NASA Office of Logic Design,September 2005
  • 4Gary Swift,Gregory Allen,Jeffrey George,et al.Upset susceptibility and design mitigation of powerPC405 processors embedded in virtex II-Pro FPGAs[C].Military and Aerospace Applications of Programmable Devices and Technologies Conference(MAPLD),Washington DC:NASA Office of Logic Design,September 2005
  • 5Chandru Mirchandani.Using software rules to enhance FPGA reliability[C].Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),Washington DC:NASA Office of Logic Design,September 2005
  • 6Nozomu Nishinaga,Makoto Takeuchi,Ryutaro Suzuki.Reconfigurable communication equipment on smartSAT-1[C].Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),Washington DC:NASA Office of Logic Design,September 2004
  • 7Rick Padovani.Reconfigurable field programmable gate arrays (FPGAs) for space-present and future[C].Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD),Washington DC:NASA Office of Logic Design,September 2005
  • 8Gary M,Swift,Sana Rezgui,Jeffrey George,Carl Carmichael,et al.Dynamic testing of xilinx virtex-II field programmable gate array (FPGA) input/output blocks(IOBs)[J].IEEE Transactions On Nuclear Science,2004,51(6):3469-3474
  • 9radiation effect & mitigation overview.www.xilinx.com
  • 10Sammy Kayali.Space Radiation Effects on Microelectronics.http://parts.jpl.nasa.gov/docs/Radcrs-Final.pdf

共引文献58

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部