期刊文献+

Emerging reconfigurable electronic devices based on two-dimensional materials:A review

原文传递
导出
摘要 As the dimensions of the transistor,the key element of silicon technology,are approaching their physical limits,developing semiconductor technology with novel concepts and materials has been the main focus of scientific research and industry.In recent years,emerging reconfigurable technologies that offer device-level run-time reconfigurability have been explored and shown the potential to enhance device and circuit functions.Two-dimensional(2D)materials possess exquisite electronic properties and provide a suitable platform for reconfigurable technology owing to their atomic-thin thickness and high sensitivity to external electrical fields.In this review,we present an intensive survey of 2D-material-based devices with diverse reconfigurability,including carrier polarity,threshold voltage control,as well as multifunctional configurations enabled by 2D heterostructures.We discuss the working principles for these devices in detail and highlight the important figures of merit for performance improvement.We further provide a forward-looking perspective on the opportunities and challenges of these reconfigurable devices based on 2D materials in the field of computing technologies.
出处 《InfoMat》 SCIE CAS 2022年第10期38-61,共24页 信息材料(英文)
基金 European Social Fund,Grant/Award Number:100382146 Bundesministerium für Bildung und Forschung,Grant/Award Numbers:03ZU1106,16ME0399/16ME0400,16ES1121 Deutsche Forschungsgemeinschaft,Grant/Award Numbers:LE 2440/8-1,LE 2440/7-1 European Union's Horizon 2020,Grant/Award Numbers:829035,101016734,952792,881603。
  • 相关文献

参考文献8

二级参考文献100

  • 1夏凯伦,吴文强,朱梦嘉,沈鑫毅,訚哲,王灏珉,李硕,张明超,王惠民,陆浩杰,潘安练,潘曹峰,张莹莹.化学气相沉积法制备钙钛矿-石墨烯薄膜及其柔性图像传感器[J].Science Bulletin,2020,65(5):343-349. 被引量:6
  • 2Semiconductor Industry Association Global Sales Report. http://www.semiconductors.org/industry_statistics/global_ sates_report/.
  • 3Moore G E. Cramming more components onto integrated circuits. Electronics, 1965, 38:82-85.
  • 4Auth C, Allen C, Blattner A, et al. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. In: Proceedings of VLSI 2012 Symposium on Technology (VLSIT), Honolulu, 2012. 131-132.
  • 5Dennard R H, Gaensslen F H, Rideout V L, et al. Design of ion-implanted MOSFET's with very small physical dimensions. IEEE J Solid-State Circuits, 1974, 9:256-268.
  • 6Warm H, Ko P K, Hu C. Gate-induced band-to-band tunneling leakage current in LDD MOSFETs. In: Technical Digest of International Electron Devices Meeting, San Francisco, 1992. 147-150.
  • 7Bhavnagarwala A, Kosonocky S, Radens C, et al. Fluctuation limits gc scaling opportunities for CMOS SRAM cells. In: Technical Digest of International Electron Devices Meeting, Washington DC, 2005. 659-662.
  • 8Choi Y-K, Asano K, Lindert N, et al. Ultra-thin body SOI MOSFET for deep-sub-tenth micron era. IEEE Electron Dev Lett, 1999, 21:254-255.
  • 9Noel J-P, Thomas O, Jaud M-A, et al. UTB-FDSOI device architecture dedicated to low power design techniques. In: Proceedings of the European Solid-State Device Research Conference (ESSDERC), Sevilla, 2010. 210-213.
  • 10Tsutsui G, Saitoh M, Hiramoto T. Experimental study on superior mobility in (ll0)-oriented UTB SOI pMOSFETs. IEEE Electron Dev Lett, 2005, 26:836-838.

共引文献29

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部