期刊文献+

射频集成电路校准技术综述 被引量:3

An Overview on Calibration Techniques for Radio Frequency Integrated Circuits
下载PDF
导出
摘要 射频集成电路(RFICs)对工艺偏差、器件失配、器件非线性等引入的静态非理想因素以及温度变化、增益改变、输入/输出频率变动等引入的动态非理想因素所表现出的鲁棒性较差。该文深入挖掘影响射频集成电路性能的关键因素,并对典型的校准算法进行归纳和总结,为高性能射频集成电路设计提供理论支撑。 Radio Frequency Integrated Circuits(RFICs)show poor robustness to static non-ideal factors introduced by process deviations,device mismatches,device nonlinearities,and dynamic non-ideal factors introduced by temperature changes,gain changes,and input/output frequency changes.The key factors that affect the performance of RFICs are excavated deeply,and typical calibration algorithms are summarized to provide theoretical support for the design of high-performance RFICs.
作者 李松亭 颜盾 LI Songting;YAN Dun(College of Aerospace Science and Engineering,National University of Defense Technology,Changsha 410073,China;Colleage of Information Science and Engineering,Hunan University,Changsha 410082,China)
出处 《电子与信息学报》 EI CSCD 北大核心 2022年第11期4058-4074,共17页 Journal of Electronics & Information Technology
基金 国家自然科学基金(61804182) 湖南省自然科学基金(2019JJ50741)。
关键词 射频集成电路 校准技术 射频收发链路 频率综合器 多片同步 Radio Frequency Integrated Circuits(RFICs) Calibration techniques Radio frequency transceiver link Frequency synthesizer Multi-chip synchronization
  • 相关文献

参考文献7

二级参考文献37

  • 1Banu M,Tsividis Y. An elliptic continuous-time CMOS filter with on-chip automatic tuning. IEEE J Solid-State Circuits, 1985, SC- 20;1114
  • 2Du D, Li Y, Wang Z. An active-RC complex filter with mixed signal tuning system for low-IF receiver. IEEE Asia-Pacific Conference on Circuits and Systems,2006
  • 3Gregorian R. Introduction to CMOS op-amps and comparators. John Wiley & Sons, INC, 1999 : 192
  • 4Razavi B. Microelectronics. Beijing:Tsinghua University Press, 1998 : 17
  • 5Schauman R. Design of continuous-time fully integrated filters, a review. IEE Proc, 1989,136(4) : 184
  • 6Xia B, Yan S,Sanchez-Sinencio E. An RC time constant auto-tuning structure for high linearity continuous-time ΣΔ modulators and active filters. IEEE Trans Circuits Syst,2004,51(11) :2179
  • 7Durham A M, Hughes J B,Redman-White W. Circuit architecture for high linearity monolithic continuous-time filtering. IEEE Trans Circuits Syst, 1992,39 : 1270
  • 8Rudell J C, Weldon J, Ou J J, et al. An integrated GSM/DECT receiver design specifications. UCB Electronics Research Labo- ratory Memorandum, 1998.
  • 9Gu Qizheng. System design of transceivers for wireless commu- nications. Springer, 2005.
  • 10Glas J P F. Digital I/Q imbalance compensation in a low-IF re- ceiver. IEEE Proceeding on Global Telecommunications Confer- ence, Sydney, 1998, 3:1461.

共引文献23

同被引文献9

引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部