期刊文献+

一种改进型低输入偏置电流的仪表放大器

An improved instrumentation amplifier with low input bias current
下载PDF
导出
摘要 介绍了一种低输入偏置电流仪表放大器的设计.主要采用超βNPN输入器件并配合一种改进型的偏流自补偿结构,即通过在偏流补偿网络中使用一个横向PNP型器件替换PJFET器件的方法,以防止PJFET器件高温下栅漏电流对电路造成的影响,实现pA量级的极低输入偏置电流和pA/℃量级的偏流温漂系数.基于兼容金属薄膜电阻的40V单铝双极工艺,在保证低增益误差、低失调电压和高共模抑制比的同时,该电路具有较高的输入阻抗,适用于数据采集系统中对小信号的提取和放大.测试结果显示,改进后的仪表放大器常温下的输入偏置电流为0.69nA,输入失调电流为0.12nA,输入失调电压为21.54μV,增益G=100时的增益误差为0.05%,共模抑制比为119.41dB. This article discusses a low input bias current instrumentation amplifier,which mainly adopts ultra-βNPN input devices and cooperates with an improved bias current self-compensation structure,That is,by replacing the PJFET device with a lateral PNP device in the bias current compensation network,to prevent the gate leakage current of the PJFET device from affecting the circuit at high temperatures,and to realizes an extremely low input bias current of the order of pA and a bias current temperature drift coefficient of the order of pA/℃.Based on a 40 V single aluminum bipolar process compatible with metal film resistors,this circuit has a high input impedancewhile ensuring low gain error,low offset voltage and high common mode rejection ratio,which is suitable for Small signal extraction and amplification in data collection systems.The test results show that the input bias current of the improved instrumentation amplifier at room temperature is 0.69 nA,the input offset current is 0.12 nA,and the input offset voltage is 21.54μV.When the gain G=100,the gain error is 0.05%,and the common mode rejection ratio is 119.41 dB.
作者 曾惠礼 肖筱 尤路 魏海龙 ZENG Huili;XIAO Xiao;YOU Lu;WEI Hailong(Xi′an Microelectronics Technology Institute,Xi′an 710054,China)
出处 《微电子学与计算机》 2022年第11期95-101,共7页 Microelectronics & Computer
关键词 超βNPN器件 偏流自补偿 输入偏置电流 仪表放大器 SuperβNPN device Bias current self-compensation Input bias current Instrumentation amplifier
  • 相关文献

参考文献4

二级参考文献16

  • 1何开全,谭开洲,李荣强.高性能模拟集成电路工艺技术[J].微电子学,2004,34(4):398-401. 被引量:7
  • 2毕查德·拉扎维.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2002.24-27.
  • 3Gray P R.模拟集成电路的分析与设计[M].北京:高 等教育出版社,2003.10:26~27
  • 4Kazuya Sone,Michio Yots-uyanagi.Design technique for analog BiCMOS circuits.Presented at IEEE meeting,Bipolar/BiCMOS Circuits Technology,May 1994
  • 5James H Atherton,H Thomas Simmonds.An offset reduction technique for use with CMOS integrated comparators and amplifiers.IEEE Journal of Solid State Circuits,August 1992
  • 6Wu R, Lopez J, Li Y, et al. A SiGe bipolar-MOSFETcascode power amplifier with improved linearity forlow-power broadband wireless applications[C] // 20131EEE Topical Conference on PAWR. USA, 2013,12(1): 22 - 24.
  • 7Schwartz W,Yasuda H,Steinmann P,et al. Bicom3 HV-a36Vcomplementary SiGe bipolarandJFET-tech-nology[C] // 2007 IEEE Bipolar/BiCMOS Circuits andTechnology Meeting (BCTM'07)? Coronado Island,2007: 42-45.
  • 8Jung J,Lee G,Song J. A SiGe HBT power amplifierwith integrated mode control switches for LTE appli-cations[C] // 2013 IEEE Radio and Wireless Symposi-um (RWS). Austin,Texas, 2013:238-240.
  • 9Lee G,Jung J,Song J. A 26 dBm output power SiGepower amplifier for mobile 16 QAM LTE applications[C] // 2013 IEEE Radio and Wireless Symposium(RWS). Austin,Texas, 2013:232 - 234.
  • 10Krishnamurthy V,Hershberger K,Eplett B, et al.SiGe power amplifier ICs for 4G (WIMAX and LTE)mobile and nomadic applications[C] // 2010 IEEE Ra-dio Frequency Integrated Circuits Symposium (RF-IC). USA,California, 2010:569 - 572.

共引文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部