期刊文献+

一款用于Flash型FPGA的阶梯式配置方法 被引量:2

A step configuration method for Flash-based FPGA
下载PDF
导出
摘要 为了提高Flash型FPGA中的Flash开关单元在擦除、编程后驱动能力的一致性,设计一种阶梯式的对Flash cell进行擦除和编程的方法.通过该方法依次对Flash开关单元执行若干次配置操作,执行完一次配置操作后通过Flash电流读出电路回读Flash开关单元的电流,并基于回读的电流调整下一次配置操作的参数,直至完成配置操作;该阶梯式控制的编程和擦除算法,及时调整编程和擦除时的操作电压和时间参数,可以实现对Flash开关单元在擦除和编程后阈值电压分布的精确控制,保证了驱动的一致性,为Flash型FPGA提供了高精度的延迟参数.并且采用阶梯式的配置方法很好的控制了Flash cell过擦除和过编程现象的发生,使电流读取电路能够对Flash cell的电流进行准确的读取.实测结果表明使用该阶梯式的配置方法可以将擦除、编程后的Flash cell阈值电压控制在预设范围之内. In order to improve the consistency of Flash switch cell in Flash based FPGA after erasing and programming,a step method of erasing and programming Flash cell was designed.This method is used to perform several configuration operations on the Flash switch cell successively.After one configuration operation,the Flash current reading circuit reads back the Flash switch cell current,and adjusts the parameters of the next configuration operation based on the current reading back until the configuration operation is complete.By adjusting the operating voltage and time parameters during programming and erasure,the step control algorithm can accurately control the threshold voltage distribution of Flash switch cell after erasure and programming,ensuring the consistency of driver,and providing high precision delay parameters for Flash based FPGA.And the step configuration method is used to control the occurrence of Flash cell over-erasing and over-programming,so that the current reading circuit can accurately read the current of the Flash cell.The experimental results show that the threshold voltage of the erased and programmed Flash cell can be controlled within a preset range by using this step configuration method.
作者 曹正州 刘国柱 单悦尔 张艳飞 徐玉婷 CAO Zhengzhou;LIU Guozhu;SHAN Yueer;ZHANG Yanfei;XU Yuting(East Technologies,Inc.Wuxi,Wuxi 214072,Jiangsu,China;China Electronics Technology Group Corporation No.58 Research Institute,Wuxi 214072,Jiangsu,China)
出处 《微电子学与计算机》 2022年第12期115-124,共10页 Microelectronics & Computer
基金 国家自然科学基金面上项目(No.62174150) 江苏省自然科学基金面上项目(No.BK20211040)。
关键词 Flash型FPGA 阈值电压 编程 擦除 flash-based FPGA threshold voltage programming erasing
  • 相关文献

参考文献4

二级参考文献16

  • 1张富彬,HO Ching-yen,彭思龙.静态时序分析及其在IC设计中的应用[J].电子器件,2006,29(4):1329-1333. 被引量:5
  • 2CHOW P, SEO S O, ROSE J, et al. The design of a SRmM-based field-programmable gate array, Part Ⅱ: circuit design and layout [J]. IEEE Trans Very Large Scale Integration Systems, 1999,7(3):321-330.
  • 3Xilinx, Inc. Virtex 2. 5 V Field Programmable Gate Arrays [Z]. San Jose, CA:Xilinx, Inc, 2001:5-8.
  • 4VISHWANTHAIAH S. Dynamic termination output driver for a 600 MHz microprocessor [C]//IEEE Int Sol Sta Circ Conf. San Francisco, CA, USA. 2000: 248-249.
  • 5威斯特H.CMOS超大规模集成电路设计[M].第三版.北京:中国电力出版社,2005.10:655-660.
  • 6RAZAVI B. Design of analog CMOS integrated circuits [M]. Boston: McGraw-Hill, 2001 : 13-24.
  • 7ZHOU. Over-voltage clamp circuit [P]. United States Patent: 6985019 B1, 2006: 06-10.
  • 8WALDRIP. Configurable PCI clamp or high voltage tolerant I/O circuit [P]. US Patent: 6577163 B1, 2003 : 06-10.
  • 9张玲,罗静.百万门系统级芯片的后端设计[J].电子与封装,2010,10(5):25-29. 被引量:2
  • 10曹建.静态时序分析中不同工作模式的分析及应用[J].信息技术,2011,35(1):127-129. 被引量:3

共引文献11

同被引文献13

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部