期刊文献+

基于分布式算法的线性相位滤波器设计及优化

Design and Optimization of Linear Phase Filter Based on Distributed Algorithm
下载PDF
导出
摘要 设计了一种实现等波纹带通滤波的线性相位FIR滤波器,分布式算法被用于具体实现过程,并在此基础上进行优化。根据Ⅰ类线性相位滤波器的系数特点,对滤波器进行降阶。通过拆分查找表,减少查找表的规模,从而减小芯片面积。采用并行计算改进分布式算法体系结构,提高运算速度。最后,用Modelsim对不同频率正弦信号进行滤波仿真。 A linear phase FIR filter was designed to realize equal ripple bandpass filtering,and the distributed algorithm was used in the specific implementation process and optimized on this basis.According to the coefficient characteristics of class I linear phase filter,the order of the filter was reduced.By splitting the lookup table,the size of the lookup table was reduced,so as to reduce the chip area.Parallel computing was adopted to improve the architecture of distributed algorithm and improve the operation speed.Finally,the filtering simulation of sinusoidal signals with different frequencies was carried out with Modelsim.
作者 刘恒 钟俊 刘辉 LIU Heng;ZHONG Jun;LIU Hui(School of Mechanical and Electrical Engineering,Anhui Vocational and Technical College,Hefei,230011,Anhui)
出处 《蚌埠学院学报》 2023年第2期75-78,共4页 Journal of Bengbu University
基金 安徽省高校省级自然科学研究项目(KJ2020A1035,2022AH052071)。
关键词 FIR滤波器 分布式算法(DA) 并行运算 线性相位 查找表(LUT) FIR filter distributed algorithm(DA) parallel operation linear phase lookup table(LUT)
  • 相关文献

参考文献3

二级参考文献22

  • 1丁丹.FIR滤波器的FPGA高效实现和巧妙验证[J].电子科技,2005,18(9):29-32. 被引量:1
  • 2李林.利用DA算法实现大规模FIR滤波器[J].实验科学与技术,2006,4(2):7-9. 被引量:8
  • 3杨大柱.MATLAB环境下FIR滤波器的设计与仿真[J].电子技术应用,2006,32(9):101-103. 被引量:14
  • 4刘圆,黄晨灵,高佩君,闵昊.基于分段查找表的高速FIR滤波器的设计实现[J].微电子学,2006,36(5):674-678. 被引量:6
  • 5Alan V. Oppenheim, Ronald W. Schafer, John R. Buck. Discrete-time signal processing[M]. 刘树堂,黄建国,译.西安:西安交通大学出版社,2001:240-243.
  • 6P. Longa, A. Miri. Area-efficient FIR filter design on FPGAs using distributed arithmetic[C]//Proc. 2006 IEEE Int. Symp. Signal Processing and Information Technology(ISCSPIT), 2006 : 248-252.
  • 7J. P. Choi, S. C. Shin, J. G. Chung. Efficient ROM size reduction for distributed arithmetie[C]//Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), 2000,2: 61-64.
  • 8H. Yoo, D. V. Anderson. Hardware-efficient distribute arithmetic architecture for high-order digital filter [C]//Proc IEEE Int. Conf. Acoustic, Speech, Signal Processing(ICASPP), 2005,5 : v/125 -v/128.
  • 9P. K. Meher, S. Chandrasekaran, A. Amira. FPGA realization of FIR filter by efficient and flexible systolization using distributed arithmetic[J].IEEE Trans. Signal Processing,2008,56(7) :3009-3017.
  • 10Huang W, Anderson D V. Modified sliding-block distributed arithmetic with offset binary coding for adaptive filters [J]. Journal of Signal Processing Systems, 2011, 63(1): 153 163.

共引文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部