3CHEN Y, ZHOU J, TEDJA S, et al. Stress-induced MOSFET mismatch for analog circuits [ C ]// Integrated Reliability Workshop Final Report, 2001. 2001 IEEE International. IEEE, 2001: 41-43.
4POLISHCHUK I, YEO Y C, LU Q, et al. Hot- carrier reliability of p-MOSFET with ultra-thin silicon nitride gate dielectric [C ]//Reliability Physics Symposium, 2001. Proceedings. 39th Annual. 2001 IEEE International. IEEE, 2001: 425-430.
5AGARWAL M, BALAKRISHNAN V, BHUYAN A, et al. Optimized circuit failure prediction for aging., practicality and promise [C]//Proceedings of International Test Conference, Washington DC: IEEE Computer Society Press, 2008: 1-10.
6ZHANG ZH B, WANG ZH L, GU X L, et al. Physical-defect modeling and optimization for fault- insertion test[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2012, 20 (4): 723-736.
