期刊文献+

STT-MRAM存储器的故障测试设计

Fault test design of STT-MRAM memories
下载PDF
导出
摘要 自旋转移矩的随机存储器(Spin Transfer Torque Magnetic Random Access Memory,STT-MRAM)以其非易失性、读写速度快、数据保持时间长、完全兼容CMOS(Complementary Metal Oxide Semiconductor)工艺等优势在新型存储器中脱颖而出.随着其产业化的投入暴增和应用规模的扩大,STT-MRAM存储器产品的质量和可靠性测试十分必要.当前,最常用的March测试算法在对STT-MRAM的性能进行验证时,存在测试复杂度与故障覆盖率两者不匹配的难题.针对于此,从STT-MRAM的制造缺陷形成和分类出发,将部分针孔故障的表现形式,采用March敏化的方式检测,并基于此类故障类型,提出了一种高故障覆盖率的March CM测试算法,根据此算法设计相应的内建自测试(Build-In Self-Testing,BIST)电路.仿真验证及对STT-MRAM的板级测试显示这一设计达到了兼容高复杂度和高覆盖率的测试要求. Spin transfer torque magnetic random access memory(STT-MRAM)stands out among the new memory because of its nonvolatile,fast read and write speed,long data retention time,and full compatibility with CMOS(comprehensive metal oxide semiconductor)process.With the rapid increase of its industrialization investment and the expansion of its application scale,it is necessary to test the quality and reliability of STT-MRAM memory products.At present,when the most commonly used March test algorithm verifies the performance of STT-MRAM,there is a problem that the complexity and fault coverage do not match.In view of this,starting from the formation and classification of manufacturing defects in STT-MRAM,this paper adopts the mode of March detection to sensitize some expression of pinhole faults,and based on such fault types,proposes a March CM test algorithm with high fault coverage.According to this algorithm,the corresponding build in self testing(BIST)circuit is designed.Simulation and board level test of STTMRAM show that the design meets the test requirements of high complexity and high coverage.
作者 杨真 胡伟 王文 YANG Zhen;HU Wei;WANG Wen(Hunan University,Changsha 410000,China;The 58th Institude,China Electronics Technology Group Corp.,Wuxi 214000,China)
出处 《微电子学与计算机》 2023年第5期112-117,共6页 Microelectronics & Computer
基金 国家自然科学基金项目(U20A20248)。
关键词 STT-MRAM MARCH算法 内建自测试 新型存储器 存储器测试 STT-MRAM March algorithm BIST New memory Memory test
  • 相关文献

参考文献1

二级参考文献10

  • 1H Hao, E J McCluskey. On the Modeling and Testing of Gate Oxide Shorts in CMOS Logic Gates[A]. Proc of the IEEE Int'l Workshop on Defect and Fault Tolerance in VLSI Systems[C]. 1991. 160-174.
  • 2R C Aitken. Nanometer Technology Effects on Fault Models for IC Testing[J]. IEEE Computer, 1999, 32(1): 46-51.
  • 3V R Sar-Dessai, D M H Walker. Accurate Fault Modeling and Fault Simulation of Resistive Bridges[A].Proc of the 13th IEEE Int'l Symp on Defect and Fault-Tolerance in VLSI Systems[C]. 1998. 102-107.
  • 4P Dahlgren. Switch-Level Bridging Fault Simulation in The Presence of Feedback[A]. Proc of the IEEE Int'l Test Conf[C]. 1998. 363-371.
  • 5J A Abraham, W K Fuchs. Fault and Error Models for VLSI[J]. Proce of the IEEE, 1986, 74(5): 639-654.
  • 6H Konuk, F J Ferguson, T. Larrabee. Charge-Based Fault Simulation for CMOS Network Breaks[J]. IEEE Tran on Computer-Aided Design of Integrated Circuits and Systems, 1996, 15(12): 1555-1567.
  • 7H Konuk. Voltage and Current-Based Fault Simulation for Interconnect Open Defects[J]. IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems, 1999, 18(12): 1768-1779.
  • 8M Favalli, M Dalpasso, P Olivo. Modeling and Simulation of Broken Connections in CMOS IC's[J]. IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems, 1996, 15(7): 808-814.
  • 9W Moore, G Gronthoud, K Baker, et al. Delay-Fault Testing and Defects in Deep Sub-Micron ICs -Does Critical Resistance Really Mean Anything [A]. Proc of the IEEE Int'l Test Conf[C], 2000. 95-104.
  • 10R R Montanes, E M J G Bruls, J Figueras. Bridging Defects Resistance in the Metal Layer of a CMOS Process[J]. Journal of Electronic Testing: Theory and Applications, 1996, 8(1): 35-46.

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部