5WU J, MA Y-C, ZHANG J, et al. Research on metastabilitybased on FPGA [C] // Elec Measurement & Instruments Beijing, China. 2009: 4-741-4-745.
6KILTS S. Advanced FPGA Design: Architecture, Implementation, and Optimization [M]. New Jersey.. John Wiley & Sons, Inc, 2007: 84-97.
7Managing metastability with the Quartus Ⅱ Software [Z]. Altera, Quartus Ⅱ Handbook Version 9. 1 Volume.. Design and Synthesis, 2009 :7-1-7-15.
8CUMMINGS C E. Clock domain crossing(CDC)design & veri.fication techniques using systemverilog [EB/OL]. [2008.09.26].http://www.sunburst.design.com/papers.
9CUMMINGS C E. Synthesis and scripting techniques for de.signing multi.asynchronous clock designs [EB/OL]. [2012.09.28]. http://www.sunburst.design.com/papers.
10DALLY W J,POULTON J W. Digital systems engineer [M].UK:Cambridge University Press,1998.
