期刊文献+

无芯封装基板应力分析与结构优化 被引量:1

Stress Analysis and Structural Optimization of Coreless Package Substrates
下载PDF
导出
摘要 封装基板作为集成电路的载体,可以实现芯片的电连接、支撑保护及散热等。因此,封装基板的可靠性至关重要。在封装基板的加工过程中,热、机械等因素如铜含量分布不均衡、材料的热膨胀系数(CTE)不匹配等均可能导致基板出现翘曲、开裂等现象,进而导致基板出现短路、断路,从而影响元器件的功能。采用有限元分析法,对无芯封装基板在加工过程中所经历的热、机械情况进行模拟,分析了基板设计对基板翘曲、应力分布的影响。通过对基板设计进行优化改进、仿真验证、样品加工验证,无芯基板加工过程中的断裂现象得到显著改善。 Package substrates as the carriers of the integrated circuits,can realize the electrical connection,support protection and heat dissipation of chips.Therefore,the reliability of package substrates is very crucial.In the processing of package substrates,thermal and mechanical factors such as uneven distribution of copper content and mismatch in the coefficient of thermal expansion(CTE)of the materials may lead to warping,cracking and other phenomena of the substrates,which will lead to short circuits and open circuits of the substrates,thus affecting the functions of the components.Finite element analysis method is used to simulate the thermal and mechanical conditions experienced by the coreless package substrates during processing,and the influence of substrate design on substrate warping and stress distribution is analyzed.Through optimization and improvement of the substrate design,simulation verification and sample processing verification,the fracture phenomenon during the processing of coreless substrates has been significantly improved.
作者 李轶楠 杨昆 陈祖斌 姚昕 梁梦楠 张爱兵 LI Yinan;YANG Kun;CHEN Zubin;YAO Xin;LIANG Mengnan;ZHANG Aibing(Wuxi Zhongwei High-Tech Electronics Co.,Ltd.,Wuxi 214035,China;China Key System&Integrated Circuit Co.,Ltd.,Wuxi 214072,China)
出处 《电子与封装》 2023年第8期18-23,共6页 Electronics & Packaging
基金 国家重点研发计划重点专项(2020YFB187303)。
关键词 封装基板 翘曲断裂 有限元分析法 设计优化 package substrates warpage fracture finite element analysis method design optimization
  • 相关文献

参考文献8

二级参考文献41

  • 1谢广超.环氧模塑料(EMC)对翘曲的影响与解决方案[J].集成电路应用,2005,22(7):30-31. 被引量:1
  • 2Appelt B K, Tseng A, Uegaki S, et al. Thin packaging-What is next?[C]//CPMT Symposium Japan, 2012 2nd IEEE IEEE, Japan, 2012: 1-4.
  • 3Cho S, Chang T E, Lee J Y, et al. New dummy design and stiffener on warpage reduction in Ball Grid Array Printed Circuit Board[J]. Microelectronics Reliability, 2010,50(2):242-250.
  • 4Yujl, Nishitani. Invited talk: Coreless Packaging Technology for High-performance Application[C]. Electronic Components and Technology Conference (ECTC), 2012.
  • 5Kim J, Lee S, Lee J, et al. Warpage Issues and Assembly Challenges UsingComless Package Substrate[C]. IPC APEX EXPO, San Diego, 2012.
  • 6Yu Sun, He Xiaofeng, Wan Lixi. Development of ultra-thin low warpage coreless substrate[C]. Electronic Components and Technology Conference (ECTC), 2013.
  • 7Hung Y, Huang Y, Cheng R, et al. Process feasibility of a novel dielectric material in a chip embedded, coreless and asymmetrically built-up structure[C]. Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT), 2013: 275-278.
  • 8Appelt B K, Su B, Huang A S F, et al. A new, cost-effective coreless substrate technology[C]. CPMT Symposium Japan, Japan, 2010.
  • 9Savic J, Nagar M, Xie W, et al. Mixed Pitch BGA (mpBGA) packaging development for high bandwidth-high speed networking devices[C]. Electronic Components and Technology Conference (ECTC), San Diego, 2012.
  • 10Kurashina M, Mizutani D, Koide M, et al. Low Warpage Coreless Substrate for Large-size LSI Packages[C]. Electronic Components and Technology Conference (ECTC), San Diego, 2012.

共引文献33

同被引文献9

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部