期刊文献+

双通道零漂移精密集成运算放大器设计

Design of dual-channel zero-drift precision integrated operational amplifier
下载PDF
导出
摘要 设计了一种双通道、零漂移、高精密的轨对轨运算放大器,该运算放大器结合了自动调零技术与乒乓架构,对信号进行连续处理的同时也避免了互调失真的产生。整体电路结构主要包括:主运算放大器、调零运算放大器、频率补偿电路、开关电路、振荡器、非交叠时钟电路以及基准电路。其中,基准电路、振荡器,非交叠时钟电路为共用模块,其余部分在双通道中独立工作。基于Cadence软件,采用国内0.6μm BCD工艺进行仿真设计,结果表明,在5 V的电源电压条件下,实现的性能指标为:输入失调电压<3.6μV,失调电压漂移<0.007μV/℃,开环增益>125 dB,共模抑制比>135 dB,电源抑制比>117 dB,增益带宽积>1.46 MHz,同时能够实现轨对轨输入输出。 A dual-channel,zero-drift,high-precision rail-to-rail operational amplifier is designed,which combines auto-zero technology with ping-pong architecture to continuously process signals while avoiding intermodulation distortion.The overall circuit structure mainly includes:main operational amplifier,zero-switching operational amplifier,frequency compensation circuit,switching circuit,oscillator,non-overlapping clock circuit and reference circuit.In the structure research,the reference circuit,oscillator,and non-overlapping clock circuit are common modules,and the rest work independently in dual channels.Based on Cadence software,the domestic 0.6μm BCD process is used for simulation design,and the results show that under the condition of 5 V supply voltage,the achieved performance indicators are:input offset voltage<3.6μV,offset voltage drift<0.007μV/℃,open-loop gain>125 dB,common-mode rejection ratio>135 dB,power supply rejection ratio>117 dB,gain bandwidth product>1.46 MHz,and rail-to-rail input and output can be realized.
作者 杨朝辉 李文 马奎 杨发顺 YANG Chaohui;LI Wen;MA Kui;YANG Fashun(College of Big Data and Information Engineering,Guizhou University,Guiyang 550025,China;Engineering Research Center of Semiconductor Power Device Reliability,the Ministry of Education,Guizhou University,Guiyang 550025,China;Key Laboratory of Micro-Nano-Electronics and Software Technology of Guizhou Province,Guizhou University,Guiyang 550025,China)
出处 《智能计算机与应用》 2023年第7期98-104,共7页 Intelligent Computer and Applications
基金 贵州大学引进人才项目(贵大人基合字(2019)63号) 黔科合支撑[2023]一般283。
关键词 零漂移 高精密 自动调零 乒乓架构 zero-drift high precision auto zero pingpong architecture
  • 相关文献

参考文献5

二级参考文献28

  • 1刘帘曦,杨银堂,朱樟明.基于MOSFET失配分析的低压高精度CMOS带隙基准源[J].西安电子科技大学学报,2005,32(3):348-352. 被引量:8
  • 2王静秋,来新泉,陈富吉,楼顺天,令文生.一种适用于宽电源电压幅度的高精度双极带隙基准电路[J].电路与系统学报,2005,10(5):125-128. 被引量:10
  • 3Behzad Razavi. Design of analog CMOS integrated circuits [M]. Boston:McGraw-Hill, 2001: 376-389.
  • 4Enz Christian C, Temes Gabor C. Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization [J]. Proceedings of the IEEE, 1996, 84(11) : 1584-1614.
  • 5Gao Ying, Ren Teng-long, Hong Zhi-liang. A 16 bit 96 kHz chopper-stabilized sigma-delta ADC[J]. Chinese Journal of Semiconductors, 2007,28(8) : 1204-1210.
  • 6Liu Nan, Chen Guo-ping, Hong Zhi-liang. A 0. 18μm CMOS fluorescent detector system for bio-sensing application [J]. Journal of Semiconduxtors, 2009,30(1) : 015002_1-6.
  • 7Yu Chong-gun, Geiqer Randall L. An automatic offset compensation scheme with ping-pong control for CMOS operational amplifiers [J]. IEEE Journal of Solid-State Circuits, 1994,29(11) : 601-610.
  • 8Opris lon E, Kovacs Greqory T A. A rail-to-rail Ping-Pong op-amp [J]. IEEE Journal of Solid-State Circuits, 1996,31(9): 1320-1324.
  • 9Degrauwe M, Vittoz E, Verbauwhede I. A micropower CMOS-instrumentation amplifier [J]. IEEE Journal of Solid-State Circuits, 1985,20(3) : 805-807.
  • 10Thiele Gerhard, Bayer Erich. Current mode charge pump: topology, modeling and control [C]// PESC 2004 Int. 2004 IEEE 35th Annual Power Electronics Specialists Conference: 5. Aachen, Germany: IEEE Press, 2004: 3812-3817.

共引文献21

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部