期刊文献+

Parallel VLSI design for the fast 3-D DWT core algorithm

原文传递
导出
摘要 By studying the core algorithm of a three-dimensional discrete wavelet transform(3-D DWT)in depth,this paper divides it into three one-dimensional discrete wavelet transforms(1-D DWTs).Based on the implementation of a 3-D DWT software,a parallel architecture design of a very large-scale integration(VLSI)is produced.It needs three dual-port random-access memory(RAM)to store the temporary results and transpose the matrix,then builds up a pipeline model composed of the three 1-D DWTs.In the design,the finite state machine(FSM)is used well to control the flow.Compared with the serial mode,the experimental results of the post synthesized simulation show that the design method is correct and effective.It can increase the processing speed by about 66%,work at 59 MHz,and meet the real-time needs of the video encoder.
出处 《Frontiers of Electrical and Electronic Engineering in China》 CSCD 2007年第1期34-38,共5页 中国电气与电子工程前沿(英文版)
基金 supported by the Defense Advanced Research Projects under Contract(No.41308010408).
  • 相关文献

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部