期刊文献+

基于注意力机制的FPGA布线拥塞预测 被引量:1

Attention mechanism based routingcong estion predictionforFPGA
下载PDF
导出
摘要 随着FPGA设计复杂性的不断增加,物理设计需要大量的优化迭代才能实现,布线拥塞影响芯片的面积及时延等性能指标,因此需要准确快速的预测并提前解决。提出一个FPGA布线拥塞预测模型CBAM-CGAN,模型在布局阶段提取特征合成学习图像,引入注意力机制学习增强图像各个特征通道的重要程度,提高布线拥塞的预测性能。实验结果表明,方法在布局阶段的布线拥塞预测取得了较好效果。相比于条件对抗生成网络模型,结构相似度平均值提高了0.89%,峰值信噪比平均值提高了1.37%,归一化均方根像素差平均值降低了3.8%,像素精度差平均值降低了0.06%,单张图像的预测时间约为0.1 s。实验数据证明了模型在FPGA布线拥塞的准确性和快速性。 With the increasing complexity of FPGA design,physical design requires a large number of optimization iterations to achieve.Cabling congestion affects chip area,delay and other performance indicators,so accurate and rapid prediction and early resolution are required.A FPGA routing congestion prediction model CBAM-CGAN is proposed.The model extracts feature in the layout phase to synthesize learning images,and introduces attention mechanism learning to enhance the importance of each feature channel of the image,so as to improve the routing congestion prediction performance.The experimental results show that the method achieves good results in routing congestion prediction in the layout phase.Compared with the conditional countermeasure generation network model,the average value of structure similarity is increased by 0.89%,the average value of peak signal to noise ratio is increased by 1.37%,the average value of normalized root mean square pixel difference is decreased by 3.8%,the average value of pixel accuracy difference is decreased by 0.06%,and the prediction time of a single image is about 0.1 seconds.Experimental data prove the accuracy and rapidity of the model in FPGA routing congestion.
作者 聂廷远 徐坤鹏 孔琪 Nie Tingyuan;Xu Kunpeng;Kong Qi(School of Information&Control Engineering,Qingdao University of Technology,Qingdao 266520,China)
出处 《电子测量技术》 北大核心 2023年第11期159-165,共7页 Electronic Measurement Technology
基金 国家自然基金面上项目(61572269) 山东省自然科学基金(ZR2021MF101)项目资助。
关键词 布线拥塞 条件生成对抗网络 注意力机制 现场可编程门阵列 机器学习 routing congestion CGAN attention mechanism FPGA machine learning
  • 相关文献

参考文献6

二级参考文献200

  • 1王延年,李文婷,任劼.基于生成对抗网络的单帧图像超分辨算法[J].国外电子测量技术,2020,0(1):26-32. 被引量:10
  • 2孙海超,田睿,丁南南,姚志军,樊博.基于直方图均衡化的自动白平衡算法及其FPGA实现[J].仪器仪表学报,2015,36(S01):222-226. 被引量:7
  • 3Moore G E. Lithography and the future of Moore's law. Proc SPIE, 1995, 2438:2-17.
  • 4Pan D Z, Yu B, Gao J-R. Design for manufacturing with emerging nanolithography. IEEE Trans Comput Aided Des Integr Circ Syst, 2013, 32:1453-1472.
  • 5Yu B, Pan D Z. Design for Manufacturability with Advanced Lithography. Springer, 2015.
  • 6Reis R, Cao Y, Wirth G. Circuit Design for Reliability. Springer, 2014.
  • 7Maricau E, Gielen G. Computer-aided analog circuit design for reliability in nanometer CMOS. IEEE J Emerg Sel Top Circ Syst, 2011, 1:50-58.
  • 8Mallik A, Zuber P, Liu T T, et al. TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes. In: Proceedings of ACM/IEEE Design Automation Conference (DAC), Austin, 2013. 24: 1-24:6.
  • 9Liebmann L, Chu A, Gutwin P. The daunting complexity of scaling to 7am without EUV: pushing DTCO to the extreme. Proc SPIE, 2015:9427.
  • 10Chava B, Rio D, Sherazi Y, et al. Standard cell design in N7: EUV vs. immersion. Proc SPIE, 2015:9427.

共引文献36

同被引文献3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部