期刊文献+

考虑流端口数量约束下的连续微流控生物芯片流路径规划算法

Flow-path Planning Algorithm for Continuous-flow Microfluidic Biochips with Strictly Constrained Flow Ports
下载PDF
导出
摘要 连续微流控生物芯片通常需要构建复杂交错的流路径来支持样本/试剂的运输,也需要大量的流端口来推动液体的有序流动,这阻碍了生物芯片的进一步发展。因此,该文考虑了有限流端口驱动下的流路径规划问题,并提出一个流路径驱动下的连续微流控生物芯片的架构综合设计流程。首先采用基于列表调度算法实现操作的绑定与调度,通过时间窗对调度进行调整,从而满足给定的流端口数量约束;然后采用基于序列对表示的遗传算法求得芯片的布局设计,通过考虑并行任务之间的冲突以及组件之间的连接关系,进一步优化了布局解的质量;最后采用基于A^(*)寻路的优化布线算法规划所需的流路径,以有效减少流通道总长度和交叉点数量,生成具有高执行效率的芯片架构。实验结果表明,该方法在严格满足给定的流端口数量约束条件下,极大地避免了各种液体运输任务的冲突,同时也优化了流通道的总长度以及交叉点的数量,降低了芯片的构造成本。 Continuous-flow microfluidic biochips need usually to construct complex and interlaced flow paths to support the transportation of sample/reagent,and also require a large number of flow ports to promote the orderly fluids flow,thereby hinders the further development of the biochips.Therefore,the flow-path planning problem under strict constraints of flow ports is formulated,and a path-driven architecture synthesis flow for continuous-flow microfluidic biochips is proposed.Firstly,the list scheduling algorithm is used to realize the binding and scheduling of operations.To satisfy the constraints of a limited number of flow ports,a time window can be applied to adjust the final scheduling result.Then,the flow-layer placement is obtained by genetic algorithm based on sequence pair representation,and the quality of the layout solution is further optimized by considering the conflicts between parallel tasks and the connections between components.Finally,an A^(*)-based routing method is used to complete flow-path planning for reducing effectively the total flow-channel length and the number of intersections,thereby generating a biochip layout with high execution efficiency.The experimental results show that the proposed method greatly avoids the conflicts of various fluid transportation tasks under the condition of satisfying the given flow port constraints strictly,and optimizes the total length of flow channels and the number of intersections,thereby reducing the manufacturing cost of the chip.
作者 陈志盛 朱予涵 刘耿耿 黄兴 徐宁 CHEN Zhisheng;ZHU Yuhan;LIU Genggeng;HUANG Xing;XU Ning(College of Computer and Data Science,Fuzhou University,Fuzhou 350116,China;State Key Laboratory of Computer Architecture,Institute of Computing Technology,Chinese Academy of Sciences,Beijing 100190,China;School of Computer Science,Northwestern Polytechnical University,Xi’an 710072,China;School of Information Engineering,Wuhan University of Technology,Wuhan 430070,China)
出处 《电子与信息学报》 EI CSCD 北大核心 2023年第9期3321-3330,共10页 Journal of Electronics & Information Technology
基金 国家自然科学基金(61877010) 国家重点基础研究发展计划(2011CB808003) 计算机体系结构国家重点实验室开放课题(CARCHB202014)。
关键词 连续微流控生物芯片 高层次综合 流层物理设计 Continuous-flow microfluidic biochips High-level synthesis Flow-layer physical design
  • 相关文献

参考文献1

二级参考文献13

  • 1Otten R. Automatic floorplan design. In: Proceedings of the 19th ACM/IEEE Design Automation Confrence. 1982. 261-267.
  • 2Wong DF, Liu CL. A new algorithm for floorplan design. In: Proceedings of the 23rd ACM/IEEE Design Automation Conference.1986. 191-107.
  • 3Murata H, Fujiyoshi K, Nakatake S, Kajitani Y. Rectangle-Packing-Based module placement In: Proceedings of the IEEE International Conference Computer-Aided Design. 1995.472-479.
  • 4Murata H, Fujiyoshi K, Nakatake S, Kajitani Y. VLSI module placement based on rectangle-packing by the sequence paic IEEE Transactions on Computer-Aided Design, 1996,15(11):1518-1524.
  • 5Nakatake S, Fujiyoshi K, Murata H, Kajitani Y. Bounded-Slicing structure for module placement Technical Report, Institute of Electronics, Information, and Communication Engineers (IEICE),1994,VLD94(313): 19-24.
  • 6Nakatake S, Fujiyoshi K, Murata H, Kajitani Y. Module placement on BSG-structure and IC layout applications In: Proceedings of the IEEE International Conference Computer-Aided Design. 1996. 484-491.
  • 7Hong XL, Huang G, et al. Corner block list: An effective and efficient topological representation of non-slicing floorplan. In:Proceedings of the IEEE International Conference Computer-Aided Design 2000. 2000.
  • 8Guo PN, Cheng CK, Yoshimura T. An O-tree representation of non-slicing floorplan and its applications In: Proceedings of the 36th ACM/IEEE Design Automation Conference. 1999. 268-273.
  • 9Tang XP, Wong DF. FAST-SP: A fast algorithm for block placement based on sequence pair. In: Proceedings of the ASP-DAC.2001, 521-526.
  • 10Murata H, Fujiyoshi K, Daneko M. VLSI/PCB placement with obstacles based on sequence pair. IEEE Transactions on Computer-Aided Design, 1998,17(1).

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部