期刊文献+

栅控二极管ESD工艺优化方法研究 被引量:1

Study on ESD Process Optimization Method of Gate-controlled Diode
下载PDF
导出
摘要 为解决通过更改器件设计来提升电路抗静电放电(ESD)能力时成本高的问题,从栅控二极管的工艺出发,研究CAN总线电路抗ESD能力提升方法。通过TCAD仿真,评估了沟道掺杂对于栅控二极管抗ESD能力的影响,发现调整ESD离子注入工艺可以优化栅控二极管导通电阻,提高ESD保护窗口内的泄流能力,将电路抗ESD能力从2000 V提高到3000 V,为电路级芯片的失效问题提供了一种解决方案。 In order to solve the problem of high cost when changing the device design to improve the anti-electrostatic discharge(ESD)ability of the circuit,the method of improving the anti-ESD ability of the CAN bus circuit from the process side was studied in this paper.The effect of channel doping on the anti-ESD ability of the gated diode was evaluated by TCAD simulation.It is found that adjusting the ESD ion implantation process can optimize the on-resistance of the gated diode,improve the leakage capability in the ESD protection window,thus increasing the circuit anti-ESD capability from 2000 V to 3000 V,providing a solution to the failure of circuit-level chips.
作者 贺琪 赵晓松 张庆东 顾祥 赵杨婧 HE Qi;ZHAO Xiaosong;ZHANG Qingdong;GU Xiang;ZHAO Yangjing(The 58th Research Institute of China Electronics Technology Group Corporation,Wuxi,Jiangsu,214072,CHN;School of Electronic&Information Engineering,Nanjing University of Information Science&Technology,Nanjing,210000,CHN)
出处 《固体电子学研究与进展》 CAS 北大核心 2023年第4期366-369,共4页 Research & Progress of SSE
关键词 静电放电 栅控二极管 控制器局域网 传输线脉冲 绝缘层上硅 ESD gated diode controller area network(CAN) transmission line pulse silicon on insulator
  • 引文网络
  • 相关文献

参考文献4

二级参考文献19

  • 1罗宏伟,恩云飞,杨银堂,朱樟明.多指条nMOSFET抗ESD设计技术[J].电路与系统学报,2004,9(6):132-134. 被引量:9
  • 2张兴,石涌泉,黄敞.高速CMOS/SOI电路输入保护网络的优化设计[J].微电子学与计算机,1993,10(1):41-44. 被引量:2
  • 3Maloney T J,Khurana N.Transmission line pulsing techniques for circuit modeling of ESD phenomena[C].7th EOS/ESD Symposium,1985:49-54.
  • 4Wang A Z H,Tsay C H.An on-chip ESD protection circuit with low trigger voltage in BiCMOS technology[J].Solid-state Circuits,2001,36 (1):40-45.
  • 5Ker M D,Chen T Y,Wu C Y.Design and analysis of on-chip ESD protection circuit with very low input capacitance for high-precision analog applications[J].Analog Integrated Circuits and Signal Processing,2002,32(3):257-278.
  • 6Mergens M P J,Geert Wybo,Bart Keppens,et al.ESD protection circuit design for ultra-sensitive IO applications in advanced sub-90nm CMOS technologies[C].ISCAS 2005,Kobe Japan,2005:1194-1197.
  • 7Chaine M,Davis J,Kearney A I.TLP analysis of 0.125μm CMOS ESD input protection circuit[J].Microelectronies and Reliability,2005,45 (2):223-231.
  • 8Chan Mansun,Yuen Selina S,Ma Zhijian,et al.Comparison of ESD protection capability of SOl and bulk CMOS output buffers[C].Proceedings of the International Reliability Physics Symposiμm(IRPS),1994:294-298.
  • 9Colinge J P. Silicon-on-Insulator Technology: Materials to VLSL[ M ]. Boston :Kluwer Academic Publishers,1991.
  • 10Voldman S, Hui D, Warriner L, et al. Electrostatic Discharge ( ESD ) Protection in Silicon-on-Insulator (SOl)CMOS Technology with Aluminum and Copper Interconnects in Advanced MicroprocessorSemiconductor Chips [ C ]//EOS/ESD Symp. , 1999,105-115.

共引文献6

引证文献1

;
使用帮助 返回顶部