期刊文献+

应用于ATE的时间测量单元设计

Design and implementation of time measuring unit applied to ATE
下载PDF
导出
摘要 集成电路飞速发展对集成电路自动测试设备(ATE)中时间测量单元(TMU)的精度提出了更高的要求。针对这一问题,本文使用电子学引脚测试芯片MAX9979对数字IC施加激励和捕获响应,结合Xilinx Artix-7 FPGA内部固化的时间数字转换器(TDC)设计了一种高精度的时间测量单元。时间数字转换器采用粗、细计数结合的内插方法,粗计数由参考时钟为200 MHz的32位直接计数器实现;细计数由超前快速进位链(CARRY4)级联的延迟链构成,通过对CARRY4进行专用配置来减小其超前进位功能引起的测量误差,使用码密度校准法对延迟链进行校准。实验结果表明,TMU量程为21.475 s,平均分辨率为34.7 ps,DNL优于2.5 LSB,INL优于4.5 LSB,精度为39.7 ps。 The accuracy of time measurement units(TMU)in integrated circuit automatic test equipment(ATE)is facing higher demands due to the rapid development of integrated circuits.To cope with the increased accuracy of digital IC time parameter measurements,a high precision time measuring unit was designed in this paper,which used the electronic pin test chip MAX9979 to apply excitation and capture response,and combined with Xilinx Artix-7 FPGA internal curing time digital converter(TDC).Time-todigital converter implemented by interpolation using a combination of coarse and fine counting,the coarse counter is implemented by a 32-bit direct counter with a reference clock of 200 MHz,while the fine counter consists of a delay chain cascaded by a CARRY4 cascade,with a dedicated configuration for CARRY4 to reduce the measurement error caused by its overrun function,and the delay chain was calibrated using the code density calibration method.The experimental results show that the TMU range is 21.475 s,the average resolution is 34.7 ps,the DNL is less than 2.5 LSB,the INL is better than 4.5 LSB,and the accuracy is 39.7 ps.
作者 刘士兴 李江晖 夏进 易茂祥 梁华国 Liu Shixing;Li Jianghui;Xia Jin;Yi Maoxiang;Liang Huaguo(School of Microelectronics,Hefei University of Technology,Hefei 230009,China)
出处 《电子测量与仪器学报》 CSCD 北大核心 2023年第6期86-92,共7页 Journal of Electronic Measurement and Instrumentation
基金 国家自然科学基金重大科研仪器研制项目(62027815)资助。
关键词 时间测量单元 时间数字转换器 数字IC交流参数测量 集成电路自动测试设备 time measurement unit time to digital converter AC parameter measurement for digital IC automatic test equipment for IC
  • 相关文献

参考文献7

二级参考文献32

  • 1刘树彬,郭建华,张艳丽,赵龙,安琪.高精度数据驱动型TDC在高能物理实验中应用的研究[J].核技术,2006,29(1):72-76. 被引量:12
  • 2杨立涛.基于FPGA的精密时间间隔测量[D].兰州:兰州大学,2011:20-34.
  • 3Kalisz J, Szplet R, Pasierbinski J, et al. Field-programmable- gate-array-based time-to-digital converter with 200 -ps resolution [J]. Instrumentation and Measurement, IEEE Transactions on, 1997, 46(1): 51-5.
  • 4Andaloussi M S, Boukadoum M, Aboulhamid E-M. A novel time-to-digital converter with 150 ps time resolution and 2.5 ns pulse-pair resolution; proceedings of the Microelectronics [C]//The 14th International Conference on 2002-ICM, IEEE, 2002.
  • 5Xie D, Zhang Q, Qi G, et al. Cascading delay line time-to- digital converter with 75 ps resolution and a reduced number of delay ceils [J]. Review of Scientific Instruments, 2005, 76(1): 014701-3.
  • 6宋健.基于FPGA的精密时间-数字转换电路研究[D].合肥:中国科技大学.2005.
  • 7Daigneault M, David J P. A novel 10 ps resolution TDC architecture implemented in a 130nm process FPGA; proceedings of the NEWCAS Conference (NEWCAS)[C]// 2010 8th IEEE International, 2010.
  • 8Wang Jinhong, Liu Shubin, Zhao Lei, et al. The 10-ps multitime measurements averaging TDC implemented in an FPGA[J]. Nuclear Science, IEEE Transactions on, 2011, 58 (4): 2011-8.
  • 9Wu Jinyuan. Several key issues on implementing delay line based TDCs using FPGAs [J]. Nuclear Science, 1EEE Transactions on, 2010, 57(3): 1543-1548.
  • 10Song Jian, An Qi, Liu Shubin. A high-resolution time-to- digital converter implemented in field-programmable-gate- arrays [J]. Nuclear Science, IEEE Transactions on, 2006, 53(1): 236-241.

共引文献25

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部