期刊文献+

半加成工艺中薄化铜后烘烤对剥离强度的影响

Effect of Baking After Electroless Cu Plating on Peel Strength in Semi-Additive Process
下载PDF
导出
摘要 近年来,半加成法成为了一种新的印制电路板的线路制作工艺,但其存在树脂与铜箔间的剥离强度不高的问题。通过拉力测试以及扫描电子显微镜、红外光谱、X射线光电子能谱(XPS)的表征,探究了BT树脂基板在薄化铜后进行烘烤对树脂剥离强度的影响。研究结果表明,板材的失效模式是树脂的内聚破坏,经过烘烤后树脂与增强颗粒间的结合力下降,树脂本身会受到铜离子催化氧化的影响,结构发生改变,导致强度降低。对失效机理的研究为半加成法提供了改进思路。 In recent years,the semi-additive process has become a new circuit manufacturing process for printed circuit boards,but it has the problem of low peel strength between resin and copper foil.The influence of baking BT resin substrate on the peel strength after electroless Cu plating is explored through tensile testing,scanning electron microscopy,infrared spectroscopy,and X-ray photoelectron spectroscopy(XPS).The results show that the failure mode of the plate is the cohesion failure of the resin,the adhesion between the resin and the reinforcing particles decreases after baking,and the resin itself will be affected by the catalytic oxidation of copper ions,which changes the structure and reduces the strength.Through the study of the failure mechanism,it can provide improvement ideas for the semi-additive process.
作者 林君逸 俞宏坤 欧宪勋 程晓玲 林佳德 LIN Junyi;YU Hongkun;OU Xianxun;CHENG Xiaoling;LIN Jiade(Department of Materials Science,Fudan University,Shanghai 200433,China;Advanced Semiconductor Engineering(Shanghai)Ltd.,Shanghai 201203,China)
出处 《电子与封装》 2023年第9期5-10,共6页 Electronics & Packaging
关键词 BT树脂 覆铜板 烘烤 剥离强度 半加成工艺 BT resin copper clad laminate baking peel strength semi-additive process
  • 相关文献

参考文献5

二级参考文献21

  • 1林金堵;梁志立;陈培良.现在印制电路先进技术[M]上海:中国印制电路行业协会,201247-55.
  • 2小林;蔡积庆;龚永林.积层印制电路板[M]上海:中国印制电路行业协会,200335-41.
  • 3JALONEN P,TUOMINEN A. The applicability of electrodeposited photo resists in producing ultra-fine lines using sputtered seeding layers[J].{H}CIRCUIT WORLD,2002,(2):11-13.
  • 4田玲;李志东.蚀刻喷淋压力对精细线路制作的影响[A]深圳,2008.
  • 5SHIMIZU K,KOMATSU K,TANAKA Y. Controlled surface etching process for fine line/space circuits[A].USA:IEEE,2002.
  • 6WATANABE R,KIM H W. New circuit formation technology for high density PWB[A].USA:Curran Associates Inc,2005.
  • 7WATANABE R. Samsung's big idea[J].Circuitree,2005,(7):12-16.
  • 8KOBAYASHI K. Fabrication of fine line patterns for advanced build-up package[J].Int Conf Electron Packg,2001,(4):393-398.
  • 9YUNG K C,YUE T M,CHART K C. The effects of pulse plating parameters on copper plating distribution of micro via in PCB manufacture[J].IEEE Trans Electron Packg Manuf,2003,(2):106-109.
  • 10CHESKIS H P,CHEN S F,BRENNEMAN W L. Ultra thin copper foil for HDI applications[J].Circuitree,2004,(11):10-19.

共引文献25

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部