期刊文献+

工艺-电压-温度综合稳健的亚1 V 10位SAR ADC

A Sub-1 V 10 bit SAR ADC Robust Against Process-Voltage-Temperature Variation
下载PDF
导出
摘要 采用0.11-μm CMOS工艺设计了一款10位亚1 V工艺-电压-温度(Process-Voltage-Temperature,PVT)综合稳健的逐次逼近寄存器型(Successive-Approximation-Register,SAR)模数转换器(Analog-to-Digital Converter,ADC)IP核.由于SAR ADC数字化程度较高,为了降低整体功耗,采用小于标准电压的亚1 V供电.然而,对于异步SAR ADC,在低压下面临严峻的PVT不稳健问题,传统采用固定延迟电路的方式无法应对所有的PVT偏差,会导致ADC良率下降.提出一种用于异步SAR ADC的可配置延迟调控技术,采用3输入译码器调节延迟电路的电流,以满足ADC在多种PVT组合下所需的延时,在TT,SS,FF,SF,FS这5种工艺角,0.9~1 V供电范围和-40~85℃的温度范围下,均取得了良好的动态特性.在0.95 V供电,采样速率为200 kS/s时,总功耗为2.24μW,FoM值仅为16.46 fJ/Conv.-step. A 10 bit successive-approximation-register(SAR)analog-to-digital converter(ADC)is designed by using 0.11μm CMOS technology.It can operate with sub-1 V supply voltage and is robust against process,voltage,and tempera⁃ture(PVT)variation.Since SAR ADC is with a highly digitized structure,a sub-1 V power supply which is smaller than the standard supply voltage is used for power reduction.However,asynchronous SAR ADCs are sensitive to PVT fluctua⁃tions,especially under low supply voltages.The commonly used delay circuit in asynchronous SAR ADC usually features fixed delay without any configurable function,so that the ADC cannot operate properly under all PVT conditions,leading to the degradation of ADC yield.A programmable delay-controlling technique is proposed in this paper for asynchronous SAR ADC.A 3-to-8 line decoder is used to control the adjustment of current supplied to the delay circuit,so that different delay requirements of the ADC under different PVT conditions can be satisfied.The post-layout simulation results verify its robustness against variations of process corners(TT,SS,FF,SF and FS),supply voltage from 0.9 V to 1 V,and tempera⁃ture from-40℃to 85℃.With a supply voltage of 0.95 V and a sampling rate of 200 kS/s,the power consumption of this ADC is 2.24μW,and the FoM value is only 16.46 fJ/Conv.-step.
作者 张畅 佟星元 ZHANG Chang;TONG Xing-yuan(Shaanxi Provincial Research Center for Telecommunication ASIC Design,Xi’an University of Posts and Telecommunications,Xi’an,Shaanxi 710121,China)
出处 《电子学报》 EI CAS CSCD 北大核心 2023年第8期2050-2057,共8页 Acta Electronica Sinica
基金 国家自然科学基金(No.62271389) 陕西省高层次人才特殊支持计划(No.2018TZBJ-36) 陕西省教育厅重点科学研究计划(No.22JY058)。
关键词 模数转换器(ADC) 逐次逼近寄存器(SAR) 工艺-电压-温度(PVT) 低压 低功耗 analog-to-digital converter(ADC) successive-approximation-register(SAR) process-voltage-tempera⁃ture(PVT) low voltage low power
  • 相关文献

参考文献1

二级参考文献16

  • 1L S Y Wong, S Hossain. A very low-power CMOS mixed- signal IC for implantable pacemaker applications[ J]. IEEE Journal of Solid-State Circuits, 2004,39 (12) :2446 - 2456.
  • 2R P Alberto, D R Manuel. Biomedical Engineering Trends in Electronics, Communications and Software [ M]. India: Intech,2011. 171 - 192.
  • 3Huang G Y,et al. A 1-W 10-bit 200-kS/s SAR ADC with a bypass window for biomedical applications [ J ]. IEEE Journal of Solid-State Circuits ,2012,47 ( 11 ) :2783 - 2795.
  • 4Naveen Verma,et al. An ultra low energy 12-bit rate-resolution scalable SAR AI)C for wireless sensor nodes[J]. IEFE Journal of Solid-State Circuits,2ff17,42(6) :1196 - 1205.
  • 5Anup Jalan,Mamta Khosla. Analysis of leakage power reduc- tion techniques in digital circuits[A]. Proceedings of IEEE In- dia Conference[ C]. Hyderabad :IEEE,2011.1 - 4.
  • 6Nam Sung Kim,Todd Austin. Leakage current:Moore' s law meets static power[ J ]. IEEE Computer,2003,36(12) :68 - 74.
  • 7Shin' ichiro Mutoh,et al. 1-V power supply high-speed digital circuit technology with multithresh-old-voltage CMOS [ J ]. IEEE Journal of Solid-State Circuits,1995,30(8) :847-854.
  • 8B Razavi. Principles of Data Conversion System Design[ M]. New York :IEEE,1995. 198 - 202.
  • 9J Lu, J Holleman. A low-power high-precision comparator with time-domain bulk-tuned offset cancellation [ J ]. IE.EE Transactions on Circuits and System I :Regular Papers,2013, 60(5) :1158 - 1167.
  • 10Vito Giannini ,Pierluigi Nuzzo. An 82011W 9b 40MS/s noise- tolerant dynamic-SAR ADC 90nm digital CMOS [A]. Pro- ceedings of IEEE International Solid-State Circuits Confer- ence [C]. San Francisco, CA: IEEE,2008.238 - 239.

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部