期刊文献+

抗辐照MRAM研究进展

Research progress of anti-irradiation MRAM
下载PDF
导出
摘要 新型非易失磁性随机存储器(magnetic random access memory,MRAM)具有读写速度快、数据保持时间长、功耗低等优点,引起了研究人员的广泛关注。其优异的抗辐照能力被人们深入挖掘,有望进一步应用于航天等领域。本文回顾了MRAM的产业化发展历程、技术变革及应用情况,列举了近年成熟的MRAM产品,对不同的代际MRAM的优缺点进行了剖析;对MRAM核心存储单元——磁隧道结(magnetic tunnel junction,MTJ)和外围基于互补金属氧化物半导体(complementary metal oxide semiconductor,CMOS)的读写电路的辐射效应分别进行了探讨;总结了近年来MRAM抗辐照加固设计方面的最新成果;对抗辐照MRAM在航空航天领域甚至核能领域的发展前景进行了展望。 The novel non-volatile MRAM(magnetic random access memory) has the advantages of fast read and write speed,long data retention time and low power consumption,which attracts wide attention from researchers.Its excellent anti-irradiation capabilities are explored in depth,and further applications in aerospace and other fields are expected.The industrial development,technological changes and applications of MRAM were reviewed,the mature MRAM products of recent years were listed,and the advantages and disadvantages of different generations of MRAM were analyzed.The radiation effects of MTJ(magnetic tunnel junction) and read/write circuit based CMOS(complementary metal oxide semiconductor) were discussed.The recent achievements in anti-radiative hardening design for MRAM were summarized.The development prospect of anti-irradiation MRAM in aerospace field and even nuclear energy field was prospected.
作者 孙杰杰 王超 李嘉威 姜传鹏 曹凯华 施辉 张有光 赵巍胜 SUN Jiejie;WANG Chao;LI Jiawei;JIANG Chuanpeng;CAO Kaihua;SHI Hui;ZHANG Youguang;ZHAO Weisheng(School of Integrated Circuit Science and Engineering,Beihang University,Beijing 100191,China;China Electronics Technology Group Corporation No.58 Research Institute,Wuxi 214072,China;School of Electronic and Information Engineering,Beihang University,Beijing 100191,China)
出处 《国防科技大学学报》 EI CAS CSCD 北大核心 2023年第6期174-195,共22页 Journal of National University of Defense Technology
基金 国家自然科学基金资助项目(62001014,92164206)。
关键词 磁性随机存储器 磁隧道结 辐照 电离总剂量 单粒子效应 magnetic random access memory magnetic tunnel junction irradiation total ionizing dose single event effect
  • 相关文献

参考文献7

二级参考文献146

  • 1Shivakumar P, Kistler M, Keckler S W, et al. Modeling the effect of technology trends on the soft error rate of combinational logic. Int Con on Dependable Systems and Networks, 2002:389.
  • 2Hazucha P, Svensson C. Impact of CMOS technology scaling on the atmospheric neutron soft error rate. IEEE Trans Nucl Sci, 2000, 47(6): 2586.
  • 3Li T, Yang H, Cai G, et al. A CMOS triple inter-locked latch for SEU insensitivity design. IEEE Trans Nucl Sci, 2014, 61(6): 3265.
  • 4Dodd P E, Shaneyfelt M R, Felix J A, et al. Production and prop- agation of single-event transients in high-speed digital logic ICs. IEEE Trans Nucl Sci, 2004, 51(6): 3278.
  • 5Giot D, Roche P, Gasiot G, et al. Heavy ion testing and 3D simu- lations of multiple cell upset in 65-nm standard SRAMs. 9th Euro Conf on Radiation and Its Effects on Components and Systems, 2007:1.
  • 6Haddad N F, Kelly A T, Lawrence R K, et al. Incremental en- hancement of SEU hardened 90 nm CMOS memory cell. IEEE Trans Nucl Sci, 2011, 58(3): 975.
  • 7Nicolaidis M, Perez R, Alexandrescu D. Low-cost highly-robust hardened cells using blocking feedback transistors. 26th IEEE VLSI Test Symposium, 2008:371.
  • 8Lin S, Kim Y B, Lombardi F. A novel design technique for soft error hardening of nanoscale CMOS memory. 52nd IEEE Int Midwest Symp on Circuits and Systems, 2009:679.
  • 9Calin T, Nicolaidis M, Velazco R. Upset hardened memory de- sign for submicron CMOS technology. IEEE Trans Nucl Sci, 1996, 43(6): 2874.
  • 10Kim N S, Draper S C, Zhou S T, et al. Analyzing the impact of joint optimization of cell size, redundancy, and ECC on low- voltage SRAM array total area. IEEE Trans Very Large Scale In- tegration Syst, 2012, 20(12): 2333.

共引文献35

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部