期刊文献+

基于Innovus的局部高密度布局规避方法

Local High-Density Layout Circumvention Method Based on Innovus
下载PDF
导出
摘要 标准单元布局是数字集成电路后端设计的重要环节之一,标准单元密度过高影响着工具的布线和时序的优化。采用UMC 28 nm工艺,基于Innovus的两种方法,解决由于局部高密度标准单元导致保持时间违例无法通过工具自动化修复的问题,在实现时序优化的同时降低了动态IR Drop。结果表明,在PreCTS阶段设置setPlaceMode-place_global_max_density value对于后续时序优化效果更好,且动态IR Drop降低8.85%。 Standard cell layout is one of the important aspects of digital IC backend design,and high standard cell density affects the tool routing and timing optimization.Using UMC 28 nm process,two methods based on Innovus are used to solve the problem that the hold violation cannot be fixed automatically by the tool due to local high-density standard cells,and the timing optimization is achieved while the dynamic IR Drop is reduced.The results show that setting setPlaceMode-place_global_max_density value in the PreCTS stage is more effective for subsequent timing optimization,and the dynamic IR Drop is reduced by 8.85%.
作者 李应利 王淑芬 LI Yingli;WANG Shufen(China Electronics Technology Group Corporation No.58 Research Institute,Wuxi 214035,China)
出处 《电子与封装》 2024年第1期40-44,共5页 Electronics & Packaging
关键词 数字后端设计 Innovus 局部高密度标准单元 时序优化 digital backend design Innovus local high-density standard cells timing optimization
  • 相关文献

参考文献6

二级参考文献13

  • 1Parakh P N,Brown R B,Sakallah K A.Congestion driven quadratic placement[A].Proc Design Automatin Conference[C].San Francisco:IEEE,1998:275-278.
  • 2Wang M,Yang X,Sarrafzadeh M.Congestion minimization during placement[J].IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems,2000,19(10):1140-1148.
  • 3Cong J,Kong T,Shinnerl J R,et al.Large-scale circuit placement:Gap and promise[A].Proc Computer-Aided Design Conference[C].San Jose:IEEE,2003:883-890.
  • 4Cheng C E.RISA:Accurate and efficient placement routability modeling[A].Proc Computer-Aided Design Conference[C].San Jose:IEEE,1994:690-695.
  • 5Lou J,Thakur S,Krishnamoorthy S,et al.Estimating routing congestion using probabilistic analysis[J].IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems,2002,21 (1):32-41.
  • 6Yang X J,Kastner R,Sarrafzadeh M.Congestion reduction during placement based on integer programming[ A].Proc Computer-Aided Design Conference[C].San Jose:IEEE,2001:573-576.
  • 7Areibi S,Yang Z.Congestion driven placement for VLSI standard cell design[A].International Conference in Microelectronics[C].Cairo:IEEE,2003:304-307.
  • 8千路,林平分.ASIC后端设计中的时钟偏移以及时钟树综合[J].半导体技术,2008,33(6):527-529. 被引量:15
  • 9潘静,吴武臣,侯立刚,彭晓宏.ASIC物理设计中的时钟树综合优化研究[J].微电子学,2011,41(6):872-875. 被引量:7
  • 10孙艳.低功耗集成电路中IR Drop分析与工程实践[J].集成电路应用,2017,34(6):69-73. 被引量:5

共引文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部