期刊文献+

深硅刻蚀晶圆位置偏移分析与研究

Analysis and Research of Deep Silicon Etching Wafer Position Deviation
下载PDF
导出
摘要 晶圆位置偏移过大是导致深硅刻蚀设备发生传片报警问题的主要原因之一,尤其是在采用静电卡盘的设备中。阐述了晶圆位置发生偏移原因,重点研究了解吸附配方、顶针驱动和片间清洗方案。研究表明,静电吸盘的表面聚合物残留是导致静电释放不充分的主要因素,表面聚合物的清除有助于优化晶圆位置偏移。电动三针在固有残留静电力的情况下,通过缓慢连续升针方案缓解了跳片现象。优化片间清洗方案大幅减小表面聚合物残留。实验结果表明:优化后的解吸附配方为工艺时长90 s、电极功率1000 W、气压20 mTorr(1 mTorr≈0.133 Pa)、氩气体积流量250 mL/min,电动三针接触晶圆前、接触中、脱离静电吸盘后的升针速度分别为3、2和6 mm/s,在上述工艺条件下,通过进一步优化片间清洗方案,使得晶圆位置偏移量从初始的2~6 mm降至0.2 mm以内。 Excessive wafer position deviation is one of the main reasons for the wafer transmission alarm problem in deep silicon etching equipment,especially in the equipment with electrostatic chuck.The reason for wafer position deviation was explained.Recipe of dechuck,top needle drive and wafer to wafer clean scheme were focused on research.The research results show that the residual polymer on the surface of electrostatic chuck is the major factor that leads to insufficient electrostatic discharge.Thoroughly removing it is the appropriate method to optimize the wafer position deviation.Under condition of inherent residual electrostatic force,the phenomenon of wafer slip-off is alleviated by slowly and continuously lifting the motor-driven three needles.The optimized wafer to wafer cleaning scheme greatly reduces the surface polymer residue.The results show that the optimized recipe of dechuck is a process time of 90 s,an electrode power of 1000 W,a gas pressure of 20 mTorr(1 mTorr≈0.133 Pa)and an argon gas volume flow of 250 mL/min.The needle lifting speeds of the motor-driven three needles before contact with the wafer,during contact and after removing the electrostatic sucker are 3,2 and 6 mm/s,respectively.Under the above process conditions,by further optimizing the wafer to wafer cleaning scheme,the wafer position deviation reduces from the initial 2~6 mm to within 0.2 mm.
作者 商庆杰 康建波 张发智 宋洁晶 Shang Qingjie;Kang Jianbo;Zhang Fazhi;Song Jiejing(The 13^(th)Research Institute,China Electronics Technology Group Corporation,Shijiazhuang 050051,China)
出处 《微纳电子技术》 CAS 2024年第2期162-167,共6页 Micronanoelectronic Technology
关键词 深硅刻蚀 晶圆位置偏移 静电吸盘 解吸附配方 电动三针 片间清洗 deep silicon etching wafer position deviation electrostatic chuck dechuck recipe motor-driven three needles wafer to wafer cleaning
  • 相关文献

参考文献2

二级参考文献16

  • 1HUNG C C, LIN H C, SHIH H C.Response surface methodology applied to silicon trench etching in Cl2/HBr/O2 using transformer coupled plasma technique [J].Solid State Electronics, 2002,46:791-795.
  • 2WILLIAMS S, VARAHRAMYAN K, MASZARA W. Staffs-ffcal optimization and manufacturing sensitivity analysis of 0.18 μm SOI MOSFETs[J].Microelectronics Eng, 1999,49: 245-261.
  • 3MOZUMDER P K, BARMA G G. Statistical feedback control of a plasma etch process [J]. IEEE Translation Semiconductor Manufacturing, 1994,7(1): 1-11.
  • 4WHITE D A, BONING D.Spatial characterization of wafer state using principal component analysis of optical emission spectra in plasma etch [J].IEEE Translation Semiconductor Manufacturing, 1997,10 (1): 52-61.
  • 5LIMANOND S, SI J, TSAKALIS K. Monitoring and control of semiconductor manufacturing processes [J]. IEEE Control Systems, 1998,18(6):46-58.
  • 6JACKSON J. Principal components and factor analysis [J].J Qual Technology, 1981,12: 201-210.
  • 7HUNG C C, LIN H C, SHIH H C.Response surface methodolofy applied to silicon trench etching in Cl2/HBr/O2 using transformer coupled plasma technique [J].Solid State Electronics, 2002, 46: 791-795.
  • 8MILLIGAN J W, HENNING J, ALLEN S T, et al. SiC MESFET and MMIC technology transition to production [ C] //Proceedings of the International Conference on Compound Semiconductor Manufacturing Technology. British Columbia, Canada, 2005: 227-230.
  • 9MILLIGAN J W, ALLEN S T, SUMAKERIS J J, et al. Transition of high power SiC MESFETs from 2-inch to 3- inch production for improved cost and producibility [C] // Proceedings of the International Conference on Compound Semiconductor Manufacturing Technology. Scottsdale, AZ, USA, 2003: 350-354.
  • 10INOUE Y, KANAMURA M, OHKIT, et al. A CW 7- 12 GHz GaN hybrid power amplifier IC with high PAE using the load-impedance change compensation technique [ C] //Proceedings of IEEE Compound SemiconductorIntegrated Circuits Symposium. Monterey, CA, USA, 2008: 1-4.

共引文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部