期刊文献+

基于背景感知相关滤波跟踪器的目标快速跟踪方法

A Fast Target Tracking Method Based on BACF
下载PDF
导出
摘要 图像跟踪算法是弹载图像末制导及光电侦查装备的关键技术,其高效低延时的实时实现可以极大提高光电载荷跟踪的稳定性和精确性。为解决弹载环境受体积、功耗等因素约束下图像末制导跟踪算法的高效性,基于背景感知的相关跟踪算法,提出一种基于数据驱动的多任务分配策略,并针对相关滤波计算是影响算法实时性的关键路径,提出Cache优化的快速傅里叶变换高效实现方法。通过将跟踪算法映射到多核DSP处理器平台上并行实现,相对原处理方法多核处理实时性能整体提升约56.3%。经无人机挂载试验验证表明,该优化方法可以满足空间约束条件下目标跟踪实时性需求,为智能化弹药的工程化应用提供了有力的技术支撑。 Image tracking algorithm is the key technology of imaging terminal guidance of missile and optoelectronic reconnaissance equipment.Its high efficiency and low latency extremely improve the accurate and stable tracking performance.In order to realize the high efficiency of imaging terminal guidance tracking algorithm of missile limited by volume,power,and so on,a data-driven multi-task allocation strategy is proposed based on the background-aware correlation filters(BACF)-based tracking algorithm.And a Cache-optimized fast Fourier transform(FFT)efficient method is proposed,considering that the correlation filtering calculation is key path to reduce the real-time capability of algorithm.The real-time capability of multi-core processing is improved by about 56.3%by mapping the algorithm to multi-core DSP processor platform for parallel processing.It is verified by UAV flight tests that the optimized method can meet the requirements of target tracking real-time capability under space constraints,which provides a strong technical support for engineering applications of smart munitions.
作者 马潇 李新祺 刘镇源 邸超 MA Xiao;LI Xinqi;LIU Zhenyuan;DI Chao(Navigation and Control Technology Research Institute,China North Industries Group Corp.,Beijing 100089,China)
出处 《兵工学报》 EI CAS CSCD 北大核心 2024年第2期497-503,共7页 Acta Armamentarii
关键词 目标跟踪算法 背景感知相关滤波器 任务分配 快速傅里叶变换 target tracking algorithm background-aware correlation filter task allocation fast Fourier transform
  • 相关文献

参考文献14

二级参考文献49

  • 1迟健男,张朝晖,王东署,王志良.反对称双正交小波在红外图像小目标检测中的应用[J].宇航学报,2007,28(5):1253-1257. 被引量:13
  • 2李浩,谢伦国.片上多处理器末级Cache优化技术研究[J].计算机研究与发展,2012,49(S1):172-179. 被引量:5
  • 3Analog Device Inc. ADSP-TS201 TigerSHARC Processor Hardware Reference[M]. Norwood, Mass, US, Analog Device inc, 2003:35 68.
  • 4Boris Lerner. Parallel implementation of fixed-point FFTs on TigerSHARC processors[OL], http://www. Analog. com/dsp. 2012.3.
  • 5Boris Lerner. Writing efficient floating-point FFTs for ADSP-TS201 TigerSHARC[OL]. http://www.Analog.com/ dsp. 2012.3.
  • 6李师亿,黄渊.FFT在TS201上的高效实现[J].计算机工程与应用,2011,47(8S):313-316.
  • 7Jichuan Chang.Cooperative caching for chip multiprocessors. . 2007
  • 8Lei Jin,Sangyeun Cho.Taming single-thread program performance on many distributed on-chip L2caches. Proc of ICPP2008 . 2008
  • 9Qureshi M K.Adaptive spill-receive for robust high-performance caching in CMPs. Proc of HPCA . 2009
  • 10Chishti Z,Powell M D,Vijaykumar T N.Distance associativity for high-performance energy-efficient non-uniform Cache architectures. Proc of MICRO36 . 2004

共引文献94

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部