期刊文献+

一种宽输入范围高PSRR线性稳压器设计

A Design of Linear Voltage Regulator with Wide Input Range and High PSRR
下载PDF
导出
摘要 针对一般线性稳压器输入电压范围较窄,对电源纹波抑制能力较差的问题,设计了一款宽输入范围、高电源抑制比的线性稳压器。采用折叠式共源共栅结构的误差放大器提升环路增益,与负载相关的零点移动频率补偿结构保证整个环路的稳定性。结果表明:基于180 nm 45 V BCD工艺完成电路设计,在输入电压范围为6~45 V,负载电流范围0~100 mA的条件下,能够稳定输出5 V电压,具有良好的线性调整率。当输入电压为24 V,负载电流为50 mA时,低频段下电源抑制比为85.5 dB。 Aiming at the problem that the input voltage range of the general linear voltage regulator is narrow and the ability to suppress the power supply ripple is poor.A linear voltage regulator with wide input range and high power supply rejection ratio is designed,which adopts a folded cascode error amplifier to improve the loop gain and the load-dependent zero mobile frequency compensation structure to ensure the stability of the whole loop.The results show that the circuit design based on the 180 nm 45 V BCD can stabilize the output voltage of 5 V under the condition of input voltage range of 6~45 V and load current range of 0~100 mA,and has a good linear adjustment rate.When the input voltage is 24 V and the load current is 50 mA,the power supply rejection ratio is 85.5 dB in the low frequency band.
作者 蔡俊 王勇 CAI Jun;WANG Yong(School of Electrical and Information Engineering,Anhui University of Science and Technology,Huainan Anhui 232001,China)
出处 《兰州工业学院学报》 2024年第1期40-44,共5页 Journal of Lanzhou Institute of Technology
基金 国家自然科学基金(51905003) 安徽省高校自然科学重点项目(KJ2020A0307)。
关键词 线性稳压器 电源抑制比 频率补偿 linear voltage regulator power supply rejection ratio frequency compensation
  • 相关文献

参考文献7

二级参考文献29

  • 1张章,韦玲玲,闫林,解光军,程心,金术良.用于植入式医疗设备的高PSRR无片外电容LDO[J].微电子学,2020,50(1):55-59. 被引量:2
  • 2权进国,杨华中,张刚强.一种跟踪负载电流变化的LDO频率补偿方法[J].微电子学,2006,36(6):710-713. 被引量:2
  • 3葛宁.一种可使用于DCDC,LDO和Chargepump的BiCMOS基准电路设计[J].现代电子技术,2007,30(2):192-194. 被引量:3
  • 4Gray P R. Aanlysis and Design of Analig Integrated Cricuits[M].北京:高等教育出版社,2001.
  • 5Chava C K, Silva Martinez J. A Frequency Compensation Scheme for LDO Voltage Regulators[J]. IEEE Trans. Syst. 1,2004,51(6) :1 041 - 1 050.
  • 6Gabriel Alfonso Rincon - Mora. Current Efficient, Low Voltage Low Drop - out Regulators. Georgia Institute of Technology, 1996 ( 11 ) : 124 - 128.
  • 7LEUNG K N,MOK P K T. A capacitor-free CMOS low dropout regulator with damping factor control frequency compensation [J]. IEEE J Sol Sta Circ,2003,38(11):1691-1702.
  • 8CHEN C Z,WING H K. Output Capacitor Free Adaptively Biased Low-Dropout Regulator for System on Chips[J]. IEEE Trans Elec Dev,may 2010,57(10):1017-1028.
  • 9Or P Y,Leung K N. An output-capacitor less low-dropout regulator with direct voltage-spike detection[J]. IEEE J Sol Sta Cite ,2010,45 (8):458-466.
  • 10HUANG W J, LIU S I. Capacitor-free low dropout regulators using nested Miller compensation with active resistor and 1- bit programmable capacitor array [J]. IET Circuits Devices Syst, 2008,3 ( 10):306-316.

共引文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部