期刊文献+

基于FPGA的时间数字转换技术综述

Overview of TDC Technology Based on FPGA
下载PDF
导出
摘要 基于FPGA的时间数字转换(FPGA-Based Time to Digital Converters,FPGA-TDC)具有较短的开发周期和更灵活的开发方式,随着针对TDC的研究工作越来越多,应用于不同场景的各种FPGA-TDC架构也相应出现,但是对于这些架构的分类和命名,并没有一个统一的标准。采用一种以分辨率来源为分类依据的方法,对近几年国内外研究机构关于FPGA-TDC的成果进行了分类,综述了该领域的技术方法,总结了各类架构的优缺点,并且对FPGA-TDC未来的发展做出了展望。 The FPGA-TDC has a shorter development cycle and more flexible development methods.With the increasing research on TDC,various FPGA-TDC architectures applied to different scenarios have also emerged.However,there is no unified standard for the classification and naming of these architectures.This article adopts a classification method based on resolution sources to classify the achievements of domestic and foreign research institutions on FPGA-TDC in recent years,summarizes the technical methods in this field,summarizes the advantages and disadvantages of various architectures,and makes prospects for the future development of FPGA-TDC.
作者 黄春申 周严 张晶 HUANG Chunshen;ZHOU Yan;ZHANG Jing(School of Mechanical Engineering,Nanjing University of Science&Technology,Nanjing 210096)
出处 《飞控与探测》 2023年第6期51-62,共12页 Flight Control & Detection
基金 国家重点研发计划(2021YFB3201600) 国家自然科学基金(62101263)。
关键词 现场可编程逻辑门阵列 时间数字转换 时间间隔测量 综述 分辨率 FPGA TDC time interval measurement overview resolution
  • 相关文献

参考文献10

二级参考文献74

  • 1安琪.粒子物理实验中的精密时间间隔测量[J].核技术,2006,29(6):453-462. 被引量:22
  • 2宋健,安琪,刘树彬.基于PCI总线的高精密时间间隔测量仪的研制[J].电子测量与仪器学报,2006,20(3):37-42. 被引量:10
  • 3方穗明,王占仓.码密度法测量模数转换器的静态参数[J].北京工业大学学报,2006,32(11):977-981. 被引量:14
  • 4Gruntman M A. MASTIF.. Mass analysis of secondaries by time-offlight technique. A new approach to secondary ion mass spectrometry[J]. Rev Sci Instrum, 1989,60(10) .. 3188-3193.
  • 5Rahkonen T, Kostamovaara J. The use of stabilized CMOS delay line for the digitization of short time intervals[J]. IEEE J Solid-State Circuits, 1993,28: 887-894.
  • 6Christiansen J. An integrated CMOS 0. 15 ns digital timing generator for TDC's and clock distribution systems[J]. IEEE Trans Nucl Sci , 1995,42: 753-757.
  • 7Gohrics M S, Kelly J, Roberts K M, et al. A high resolution multihit time to digital converter integrated circuit[J]. IEEE Trans Nucl Sci, 1997,44 379-384.
  • 8Kalisz J, Szplet R, Pasierbinski J, et al. Field-programmable-gate-array-based time-to-digital converter with 200-ps resolution[J]. IEEE Transactions on Instrumentation and Measurement, 1997,46(1) : 51-55.
  • 9Dudek P, Szczepan'ski S, Hatfield J V. A high-resolution CMOS time-to-digital converter utilizing a vernier delay line[J]. IEEE Transactions on Solid-State Circuits, 2000,35(2): 240-247.
  • 10Johnson M, Hudson E L. A variable delay line PLL for CPU coprocessor synehronization[J]. IEEE J Solid-State Circuits, 1988,23: 1218-1223.

共引文献28

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部