期刊文献+

一种沟槽-场限环复合终端结构的设计

Design of a Trench-Field Limiting Ring Composite Termination Structure
下载PDF
导出
摘要 为了改善硅功率器件击穿电压性能以及改善IGBT电流的流动方向,提出了一种沟槽-场限环复合终端结构。分别在主结处引入浮空多晶硅沟槽,在场限环的左侧引入带介质的沟槽,沟槽右侧与场限环左侧横向扩展界面刚好交接。结果表明,这一结构改善了IGBT主结电流丝分布,将一部分电流路径改为纵向流动,改变了碰撞电离路径,在提高主结电势的同时也提高器件终端结构的可靠性;带介质槽的场限环结构进一步缩短了终端长度,其横纵耗尽比为3.79,较传统设计的场限环结构横纵耗尽比减少了1.48%,硅片利用率提高,进而减小芯片面积,节约制造成本。此方法在场限环终端设计中非常有效。 To improve the breakdown voltage performance of silicon power devices and the flow direction of IGBT currents,a trench-field limiting ring composite termination structure was proposed.A floating polysilicon trench was introduced at the main junction,a trench with dielectric was introduced at the left side of the field limiting ring,and the right side of the trench was just intersected with the transverse expansion interface on the left side of the field limiting ring.The results show that this structure improves the distribution of IGBT main junction current wires,changes part of the current path to longitudinal flow,changes the collision ionization path,and improves the reliability of the device termination structure while increasing the main junction potential.The field limiting ring structure with dielectric slots further shortens the termination length,with a transverse to longitudinal depletion ratio of 3.79,which is reduced by 1.48%compared with that of the traditional field limiting ring structure.The utilization rate of silicon wafers is improved,thereby reducing the chip area and saving manufacturing costs.This method is very effective in the design of FLR termination.
作者 高兰艳 冯全源 李嘉楠 GAO Lanyan;FENG Quanyuan;LI Jianan(Institute of Microelectronics,Southwest Jiaotong University,Chengdu 611756,P.R.China)
出处 《微电子学》 CAS 北大核心 2024年第1期122-126,共5页 Microelectronics
基金 国家自然科学基金资助项目(62090012) 四川省重点研发项目(2023YFG0004)。
关键词 绝缘栅双极型晶体管(IGBT) 复合终端 场限环 沟槽设计 功率器件 insulated gate bipolar transistor(IGBT) composite termination field limiting ring trench design powerdevice
  • 相关文献

参考文献4

二级参考文献21

  • 1梁苏军,罗晋生.高压MZ-JTE终端边界元数值模拟[J].电子学报,1993,21(11):51-56. 被引量:3
  • 2Ma T S,Solid State Electronics,1992年,35卷,2期,201页
  • 3R L Davies and F E Gentry.Control of electric field at the surface of P-N junctions[J].IEEE Trans.Electron Devices,1964; ED-11:313-323.
  • 4Y C Kao and E D Wolley.High-voltage planar p-n junctions[J].Proc.IEEE,1967 ;55:1409-1414.
  • 5F Conti and M Conti.Surface breakdown in silicon planar diodes equipped with field plate[J].Solid-State Electron,1972; 15:93-105.
  • 6T Matsushita,T Aoki,T Ohtsu,et al.Highly reliable high-voltage transistors by use of the DIPOS process[J].IEEE Trans.Electron Devices,1967; ED-23:826 -830.
  • 7V.A.K.Temple.Junction Termination Extension(JTE),a new technique for increasing avalanche breakdown voltage and controlling surface electric fields in P-N junctions[C].IEDM Tech.Dig.,1977:423-426.
  • 8J A Appels,M G Collet,P A H Hart,et al.Thin layer high-voltage devices (RESURF devices)[J].Philips J.Res.,1980;35(1):1-13.
  • 9R Stengl,U Gosele,C Fellinger,et al.Variation of lateral doping as a field terminator for high-voltage power devices[J].IEEE Trans.Electron Devices,1986; Ed-33:426-428.
  • 10M S Adler,V A K Temple,A P Ferro,et al.Theory and breakdown voltage for planar devices with a single field limiting ring[J].IEEE Trans.Electron Devices,1977;ED -24:107-113.

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部