期刊文献+

一种16位电流舵DAC的高精度前台校准方法

A high Precision Foreground Calibration Technique for 16 Bit Current Steering DAC
下载PDF
导出
摘要 基于28 nm CMOS工艺,采用一种高精度的前台校准技术设计了一款16 bit电流舵数模转换器(Digitalto-analog converter,DAC)电路。该前台校准算法对16 bit数据对应的所有电流源进行校准,并且使用的电流源只有两种大小,降低校准难度的同时也提升了校准的精度。该校准电路引入了两种校准补充电流,分别用于温度和输出电流变化引起电流源失配的补偿,进一步减小了DAC电流源的失配,有效提高了DAC的整体性能。采用校准后,在-40~85℃温度范围内,微分非线性≤0.8 LSB,积分非线性≤2.0 LSB,200 MHz输出信号下无杂散动态范围≥75.3 dB。该校准方法提高了DAC的温度稳定性。 This paper is devoted to the high-precision foreground calibration circuit for 16 bit cur-rent-steering digital-to-analog converter(DAC)using 28 nm CMOS technology.All current sources of the digital-to-analog converter were calibrated with a calibration circuit,and only two sizes of cur-rent sources were used for the digital-to-analog,which reduced the difficulty of calibration and im-proved the accuracy of calibration.The calibration circuit introduced two kinds of calibration compen-sation currents,which were used for current source mismatch compensation due to temperature and output current variation,respectively.The calibration scheme could effectively reduce the current source mismatch and improve the overall performance of DAC.After calibration,the differential non-linearity is below 0.8 LSB,the integral nonlinearity is below 2.0 LSB and the spurious free dynamic range is above 75.3 dB for 200 MHz output signal in the range of-40℃to 85℃.This calibration scheme improves temperature stability of DAC.
作者 张妍 蒲佳 何善亮 何浩江 曹文涛 ZHANG Yan;PU Jia;HE Shanliang;HE Haojiang;CAO Wentao(Xidian University,Xi'an,710126,CHN;Chengdu CORPRO Technology Co.,Ltd.,Chengdu,610041,CHN)
出处 《固体电子学研究与进展》 CAS 2024年第2期143-148,共6页 Research & Progress of SSE
关键词 高精度校准 前台校准 电流源失配 电流舵DAC high precision calibration foreground calibration current sources mismatch current steering DAC
  • 相关文献

参考文献4

二级参考文献12

  • 1欧阳枢.n个独立同均匀分布的随机变量之和及算术平均的分布[J].宁夏大学学报(自然科学版),1989,10(1):1-7. 被引量:2
  • 2Plas G V, Vandenbussche J, Sansen W, et al. A 14 bit intrinsic accuracy QZ random walk CMOS DAC[J]. IEEE J Solid-state Circuits, 1999,34(12) :1708-1718.
  • 3ClaraM, KlatzerW, SegerB, etal. A 1.5 V13 b25 mW DAC with randomized nested background calibra- tion in 0. 13 μm CMOS[C]. IEEE Inst Solid-state Conf, 2007:250-251.
  • 4Chen T, Gielen G G g. The analysis and improvement of a current-steering DACs dynamic SFDR-I: The cell-dependent delay differences[J]. IEEE Trans on Circuits and Systems, 2006,53 (1) : 3-15.
  • 5Chan K L, Zhu J, Galton I. A 150 MS/s 14 bit seg- mented DEM DAC with greater than 83 dB of SFDR across the nyquist band[C]. IEEE Trans on Very Large Scale Integrated Systems, 2006:51-52.
  • 6Cheng Long, Ye Fan, Yang Haifeng, et al. Nyquist- rate time-interleaved current-steering DAC with dy- namic channel matching[C]. IEEE International Sym- posium on Circuits and Systems, 2011 : 5-8.
  • 7Mercer D A. Low-power approaches to high-speed current-steering digital-to-analog converters in 0. 18 μm CMOS[J]. IEEE J Solid-state Circuits, 2007,42 (8) :1688-1698.
  • 8Wouter D, Groeneveld J, Schouwenaars H J, et al. A self-calibration technique for monolithic high-resolution D/A conterters[J]. IEEE J Solid-state Circuits, 1989, 24(6) : 1517-1522.
  • 9Dongmei Z,Dongbing F,Jiangang S,et al.Digital static calibration technology used for 16-bit DAC[C]∥ASIC,2009.ASICON'09.IEEE 8th International Conference on.IEEE,2009:1081-1084.
  • 10Van den Bosch A,Borremans M,Vandenbussche J,et al.Modeling and realisation of high accuracy,high speed current-steering CMOS D/A converters[J].Measurement,2000,28(2):123-138.

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部