摘要
The BETA application-specific integrated circuit(ASIC)is a fully programmable chip designed to amplify,shape and digitize the signal of up to 64 Silicon photomultiplier(SiPM)channels,with a power consumption of approximately~1 mW/channel.Owing to its dual-path gain,the BETA chip is capable of resolving single photoelectrons(phes)with a signal-to-noise ratio(SNR)>5 while simultaneously achieving a dynamic range of~4000 phes.Thus,BETA can provide a cost-effective solution for the readout of SiPMs in space missions and other applications with a maximum rate below 10 kHz.In this study,we describe the key characteristics of the BETA ASIC and present an evaluation of the performance of its 16-channel version,which is implemented using 130 nm technology.The ASIC also contains two discriminators that can provide trigger signals with a time jitter down to 400 ps FWHM for 10 phes.The linearity error of the charge gain measurement was less than 2%for a dynamic range as large as 15 bits.
基金
support from Grant PID2020-116075GB-C21
funded by MCIN/AEI/10.13039/501100011033
by“ERDF A way of making Europe”under Grant PID2020-116075GB-C21
They also acknowledge financial support from the State Agency for Research of the Spanish Ministry of Science and Innovation through the“Unit of Excellence Maria de Maeztu 2020-2023”award to the Institute of Cosmos Sciences(CEX2019-000918-M)。
