期刊文献+

面向软件定义互连系统的多协议交换电路

Multi-protocol switching circuit for software defined interconnection system
下载PDF
导出
摘要 为满足软件定义互连系统中异构协议融合互连的需求,提出一种两级多协议交换电路,该电路通过融合共享缓存与Crossbar这2种交换架构,实现对多种异构协议的报文转发需求的兼顾。同时,提出一种基于时隙的多级仲裁调度方法,实现调度过程中时间与空间的解耦。仿真结果表明,所设计的交换电路能够弹性适应绑定模式变化引起的交换规模及端口缓存、端口带宽需求变化,缓存资源利用率相较传统组合输入输出排队(CIOQ)架构最高提高87.5%,转发时延低至数十纳秒,不仅适用于RapidIO、光纤通道(FC)、Ethernet、外设部件互连快速总线(PCIe)单一协议交换,而且适用于多种协议组合的混合协议交换。 In order to meet the requirements of heterogeneous protocol integration and interconnection in software-defined interconnection systems,a two-stage multi-protocol switching circuit was proposed.This circuit accommodated the forwarding needs of various heterogeneous protocols by integrating shared memory and Crossbar architectures.In addition,a multi-stage arbitrary scheduling scheme based on time slot was introduced to decouple time and space during the scheduling.Simulation results demonstrate that this switching circuit can dynamically adapt to changes in switching scale,port memory,and port bandwidth requirements resulting from binding mode changes.Compared to traditional combined input and output queued(CIOQ)architecture,the utilization of memory is increased by up to 87.5%,and the forwarding delay is as low as tens of nanoseconds,making it suitable for RapidIO,fibre channel(FC),Ethernet,periph‐eral component interconnect express(PCIe)single protocol switching as well as hybrid protocol switching combining these protocols.
作者 董春雷 沈剑良 李沛杰 王盼 薄光明 路凯 DONG Chunlei;SHEN Jianliang;LI Peijie;WANG Pan;BO Guangming;LU Kai(Information Engineering University,Zhengzhou 450002,China;Information Technology Innovation Center of Tianjin Binhai New Area,Tianjin 300457,China;Department of State-owned Assets,Tianjin University of Technology and Education,Tianjin 300222,China)
出处 《通信学报》 EI CSCD 北大核心 2024年第5期44-53,共10页 Journal on Communications
基金 国家重点研发计划基金资助项目(No.2022YFB2901000)。
关键词 软件定义互连 异构协议 交换结构 时分复用 通道绑定 缓存利用率 software defined interconnection heterogeneous protocol switching architecture time division multiplexing channel binding memory utilization
  • 相关文献

参考文献6

二级参考文献32

  • 1罗爱民,黄力,罗雪山.C4ISR体系结构描述和设计方法[J].火力与指挥控制,2005,30(1):25-28. 被引量:13
  • 2王珏.计算机高速缓冲存储器体系结构分析[J].航空计算技术,2006,36(3):29-33. 被引量:3
  • 3许居衍.微电子重大发展态势分析[J].中国电子科学研究院学报,2006,1(3):215-218. 被引量:1
  • 4刘必慰,陈书明,汪东.先进微处理器体系结构及其发展趋势[J].计算机应用研究,2007,24(3):16-20. 被引量:7
  • 5HUANG A.Starlite:a wideband digital switch[A].Proc Globe-com'84[C].Atlanta,GA,1984.1-5.
  • 6SAITO H,YAMANAKA H,YAMADA H,et al.Multicast function and its LSI implementation in a shared multihuffer ATM switch[A].Networking for Global Communications,13th Proceedings IEEE[C].Toronto,Ont,1994.315-322.
  • 7YEH Y S,HLUCHYJ M,ACAMPORA A.The knockout switch:a simple,modular architecture for high-performance packet switching[J]Selected Areas in Communications,1987,5(8):1274-1283.
  • 8CHAO H J,CHOE B S,PARK J S,et al.Design and implementation of abacus switch:a scalable multicast ATM switch[J].Selected Areas in Communications,1997,15(5):830-843.
  • 9LEE T T.Nonblocking copy networks for multicast packet switch-ing[J].Selected Areas in Communications,1988,6(9):1455-1467.
  • 10CHAO H J,LIU B.High performance switches and routers[M].Wiley-IEEE Press,2007.

共引文献19

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部