期刊文献+

偏置电压和温度对22 nm FDSOI器件单粒子瞬态的影响研究

Bias voltage and temperature dependence of single-event transient in 22 nm FDSOI devices
下载PDF
导出
摘要 针对22 nm FDSOI工艺在辐射环境下的单粒子瞬态问题,基于Sentaurus TCAD仿真工具对22 nm FDSOI NMOS进行建模,仿真研究了22 nm FDSOI NMOS的单粒子瞬态敏感区域,以及不同偏置电压和工作温度对单粒子瞬态的影响机理。仿真结果表明,22 nm FDSOI NMOS的敏感区域为体区和靠近体区的LDD区域;随着偏置电压的升高,漏端总收集电荷逐渐增大,漏端瞬态脉冲电流的脉冲宽度逐渐减小;相较于偏置电压对单粒子瞬态的影响,工作温度对22 nm FDSOI NMOS单粒子瞬态的影响并不明显。 In order to investigate single-event transient(SET)of 22 nm FDSOI technology,we have built a FDSOI NMOS model based on Sentaurus TCAD and carried out various SET simulations in 22nm FDSOI NMOS.The sensitive region,bias voltage and temperature dependence of SET in 22 nm FDSOI NMOS have been examined.The simulation results show that the sensitive regions in 22 nm FDSOI NMOS are the body region and LDD region near the body region.As the bias voltage increases,the total collected charge is increasing,and the width of drain transient pulse current is declining.Compared to the bias voltage,the effect of operating temperature on SET in 22 nm FDSOI NMOS is not significant.
作者 黄潇枫 李臣明 王海滨 孙永姝 王亮 郭刚 汪学明 HUANG Xiaofeng;LI Chenming;WANG Haibin;SUN Yongshu;WANG Liang;GUO Gang;WANG Xueming(College of Artificial Intelligence and Automation,Hohai University,Changzhou 213200,China;College of Information Science and Engineering,Hohai University,Changzhou 213200,China;Beijing Institute of Microelectronics,Beijing 100076,China;National Innovation Center of Radiation Application,China Institute of Atomic Energy,Beijing 102413,China;CCTEG Changzhou Research Institute,Changzhou 213015,China)
出处 《集成电路与嵌入式系统》 2024年第7期30-36,共7页 Integrated Circuits and Embedded Systems
基金 国防科工局抗辐照应用技术创新基金重点项目(KFZC2020010401)。
关键词 22 nm FDSOI 单粒子瞬态 亚阈值 TCAD 22 nm FDSOI single-event transient subthreshold TCAD
  • 相关文献

参考文献2

二级参考文献7

  • 1张兴.SOI技术的机遇和挑战[A]..中国科学院微电子研究所科研开发战略研讨会[C].,2002..
  • 2Veeraraghavan S, Fossum J G. Short-channel effects in SOI MOSFET's[J]. IEEE Trans Elec Dev, 1989,36(4) : 522-525.
  • 3Vandooren A, Egley S, Zavala M, et al. Ultra-thin body fully-depleted SOI devices with metal gate (TaSiN), high K (HfO2) dielectric and elevated source/drain extensions[A]. 2002 IEEE Int SOI Conf[C]. 2002. 205-206.
  • 4Bagchi S, Grant J M, Chen J, et al. Fully depleted SOI devices with TiN gate and elevated source-drain structure[A]. 2000 IEEE Int SOI Conf[C]. 2000.56-57.
  • 5Hwang J-M, Pollack G. Novel polysilicon/TiN stacked-gate structure for fully-depleted SOI/CMOS[A]. IEDM Tech Dig[C]. 1992. 345-349.
  • 6Yagishita A. High-performance damascene metal gate MOSFETs for 0.1-κm regime [J]. IEEE Trans Elec Dev, 2000, 47(8): 1028-1033.
  • 7李亦琨,孙亚宾,李小进,石艳玲,王玉恒,王昌锋,廖端泉,田明.22 nm FDSOI器件的制备与背偏效应研究[J].微电子学,2019,49(3):431-435. 被引量:1

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部