期刊文献+

基于双掩码技术的抗功耗攻击CMOS电路设计

Design of CMOS circuit against power analysis attack based on double masked logic
下载PDF
导出
摘要 为增强现有差分传输管预充电逻辑(differential pass-transistor pre-charge logic,DP^(2)L)电路结构的抗功耗攻击性能,设计并开发了一种改进型DP^(2)L电路。与改进前电路相比,改进型DP^(2)L电路在不同输入信号下晶体管的导通数目保持相同,从而表现出更好的功耗恒定性能。在此基础上,进一步设计了双轨双掩码差分传输管预充电逻辑(double masked differential pass-transistor pre-charge logic,DMDP^(2)L)电路。该电路不仅改善了原有电路的功耗恒定特性,而且引入的双掩码具有随机性,加大了攻击者获取电路运算结果的难度。模拟结果表明,设计的双轨DMDP^(2)L电路较其他3种同类型逻辑电路的标准化能量偏差(normalized energy deviation,NED)分别减小了11.33%,5.19%和3.06%,表明其具有更好的功耗恒定特性和抗功耗攻击能力。 To improve the performance against power analysis attacks of the differential pass-transistor pre-charge logic(D~P2L) circuit,we proposed a new type of DP~2L structure.Compared with the circuit before improvement,the new structure has the same turn-on number of transistors under different input signals,thus showing better performance with constant power consumption.On this basis,the dual-rail double masked differential pass-transistor pre-charge logic(DMDP~2L) is further proposed.This structure not only improves the constant power consumption characteristics of the original circuit,but the introduction of double masked technology and the random behavior of the mask increase the difficulty for an attacker to obtain the correct logical values.The results show that the normalized energy deviation(NED) values of the DMDP~2L proposed in the paper are reduced by 11.33%,5.19%,and 3.06%,respectively,compared with those of the same type of circuit in other articles,which indicates that the designed circuit has better characteristics under constant power consumption and better performance against power analysis attacks.
作者 姚茂群 李海威 李聪辉 薛紫微 YAO Maoqun;LI Haiwei;LI Conghui;XUE Ziwei(School of Information Science and Technology,Hangzhou Normal University,Hangzhou 311121,China;School of Information Engineering,Taizhou Vocational College of Science&Technology,Taizhou 318020,Zhejiang Province,China)
出处 《浙江大学学报(理学版)》 CAS CSCD 北大核心 2024年第4期418-425,共8页 Journal of Zhejiang University(Science Edition)
基金 国家自然科学基金资助项目(61771179)。
关键词 功耗攻击 功耗恒定 双掩码技术 双轨DMDP^(2)L power analysis attack power consumption constant double masked logic dual-rail DMDP^(2)L
  • 相关文献

参考文献4

二级参考文献27

  • 1TIRI K, AKMAL M, VERBAUWHEDE I. A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart canis [C] // Proceed 28th Europ Sol Sta Circ Conf. Florence, Italy. 2002: 403-406.
  • 2TIRI K, VERBAUWHEDE I. A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation [C]// DATE. Paris, France. 2004 : 246-251.
  • 3POPP T, MANGARD S. Masked dual-rail pre-charge logic: DPA-resistance without routing constraints [C] // CHES. Edinburgh, Scotland. 2005: 172-186.
  • 4TIRI K, VERBAUWHEDE I. Place and route forsecure standard cell design [C] // CARDIS. Toulouse, France. 2004: 143-158.
  • 5SUZUKI D, SAEKI M, ICHIKAWA T. DPA leakage models for CMOS logic circuits [C] // CHES. Edinburgh, Scotland. 2005: 366-382.
  • 6CHANDRAKASAN A P, BRODERSEN R W. Low power digital CMOS design [M]. New York: Springer, 1995.
  • 7Kocher P,Jaffe J,Jun B.Differential Power Analysis. Advances in Cryptology - CRYPTO ’99, 19th Annual International Cryptology Conference . 1999
  • 8Mangard S,Oswald E,Popp T.Power analysis attacks: Revealing the secrets of smart cards. . 2008
  • 9Messerges T S.Securing the AES finalists against power analysis attacks. Fast Software Encryption . 2001
  • 10Kai Schramm,Christof Paar.Higher Order Masking of the AES. CT-RSA 2006 . 2006

共引文献30

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部