期刊文献+

电磁干扰环境MOS器件可靠性表征方法研究

Research on reliability characterization method for MOS devices under electromagnetic interference environment
下载PDF
导出
摘要 工业芯片MOS器件的可靠性表征通常基于恒压应力或梯度应力方法对器件进行加速实验测试,根据测试结果对器件进行寿命评估。由于加速实验测试条件较为单一,难以覆盖工业芯片常见电磁干扰应用环境,MOS器件实际应用场景退化程度不能根据此方法进行有效界定,进而影响对工业芯片工作稳定性的精准判断。本研究提出一种微观层面MOS器件寿命评估方法,结合TCAD仿真软件对电磁干扰环境MOS器件寿命进行预测。该方法有效避免了电磁干扰环境器件输出波动带来的错误反馈,对器件寿命的预测具备一定保守性,能较大限度保证芯片在电磁环境中的正常运作。 The reliability characterization of industrial-chip-featured MOS devices typically involves accelerated life tests based on constant voltage stress or voltage ramp stress methods,followed by lifetime evaluation based on the test results.As test conditions for these methods are relatively simple,they fail to satisfy the requirements of the common electromagnetic interference environments faced by industrial chips.The degradation of MOS devices in real scenarios is challenging to effectively delineate,thereby affecting the precise assessment of the operation state of chips.In this research,we propose a MOS device life assessment method from a micro perspective,combined with TCAD simulation software,to predict the life of MOS devices under electromagnetic interference environments.The method effectively avoids the error feedback caused by fluctuations on device outputs.The device life predicted here is somewhat conservative,which,to a greater extent,ensures the stable operation of chips in electromagnetic environments.
作者 朱亚星 赵东艳 陈燕宁 刘芳 吴波 王凯 郁文 王柏清 宋斌斌 连亚军 ZHU Yaxing;ZHAO Dongyan;CHEN Yanning;LIU Fang;WU Bo;WANG Kai;YU Wen;WANG Baiqing;SONG Binbin;LIAN Yajun(R&D Laboratory,Beijing Smartchip Microelectronics Technology Co.,Ltd.,Beijing 102299,China)
出处 《集成电路与嵌入式系统》 2024年第8期29-34,共6页 Integrated Circuits and Embedded Systems
基金 北京智芯微电子科技有限公司项目—面向BCD工艺核心器件可靠性仿真方法研究。
关键词 电磁干扰 MOS器件 TCAD仿真 可靠性理论 electromagnetic interference MOS devices TCAD simulation reliability theory
  • 相关文献

参考文献3

二级参考文献23

  • 1祁树锋,杨洁,刘红兵,巨楷如,刘尚合.ESD对微电子器件造成潜在性失效的研究综述[J].军械工程学院学报,2006,18(5):27-31. 被引量:6
  • 2陈曦,杜正伟,龚克.外电路在电磁脉冲对双极型晶体管作用过程中的影响[J].强激光与粒子束,2007,19(7):1197-1202. 被引量:15
  • 3GLENNWAGNER R, SODEN J M HAWKINS C F. Extent and cost of EOS/ESD damage in an IC manufacturing process [C] //Proc.EOS/ESD symp.,1993 : 49-55.
  • 4闰锐.集成电路静电放电(ESD)保护器件及其保护机理的研究[D].兰州:兰州大学,2007.
  • 5汪辉.识别导致器件失效的静电放电模型[D].上海:上海交通大学.2006.
  • 6GJB/Z105-1998,电子产品防静电放电控制手册[S].
  • 7GUITARD N, TREMOUILLES D, BAFLEUR M. Low frequency noise measurements for ESD latent defect detection in high reliability applications [ J] . Microelectmnics Reliability, 2004,44 (6) : 1781-1786.
  • 8BackstrOm M G, LOvstrand K G. Susceptibility of electronic systems to high-power microwaves: summary of test experience[J]. IEEE Trans on Electromagnetic Compatibility, 2004, 46(3) : 396-404.
  • 9Nitsch D, Camp M, Sabath F, et al. Susceptibility of some electronic equipment to HPEM threats[J].IEEE Trans on Electromagnetic Compatibility, 2004, 46(3) : 380-390.
  • 10Wang H, Li J, Li H, et al. Experimental study and SPICE simulation of CMOS inverters latch-up effects due to high power microwave interference[J]. Progress in Electromagnetics Research, 2008, 87 : 313-330.

共引文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部