期刊文献+

处理器体系结构模拟器综述

Overview of Processor Architecture Simulators
下载PDF
导出
摘要 随着处理器的微结构和拓扑结构越来越复杂,结构设计空间呈几何倍数增加,导致处理器性能评估难度加大,处理器体系结构模拟器对评估处理器性能、分析性能瓶颈以及进一步的性能优化具有重要意义。针对处理器体系结构以及功能/性能评估的精度、复杂度与准确度的不同需求,分别研究功能模拟器、性能模拟器以及混合模拟器的模型结构以及模拟行为的构建方法。进一步阐述了国内外处理器厂商推出的体系结构模拟器在不同设计阶段的各类应用,结合实际应用对处理器体系结构模拟器的特征进行总结,并介绍了新型应用背景、新型处理器体系结构下体系结构模拟器的发展趋势。 As the microarchitecture and topology of processors become more and more complex,the structural design space increases geometrically,thereby heightening the challenge in processor performance evaluation.Processor architecture simulators are of great significance for evaluating processor performance,analyzing performance bottlenecks,and optimizing performance further.Aiming at the different needs of processor architecture and precision,complexity and accuracy of function/performance evaluation,the construction methods of model structures and simulation behavior of functional simulators,performance simulators,and hybrid simulators are investigated.The various applications of architecture simulators at different stages of design introduced by domestic and foreign processor manufacturers are elaborated,the characteristics of architecture simulators based on practical applications are summarized,and the evolving trends of architecture simulators against the backdrop of new applications and emerging processor architectures are introduced.
作者 杨亮 王亚军 张竣昊 李佩峰 张帅帅 韩赛飞 YANG Liang;WANG Yajun;ZHANG Junhao;LI Peifeng;ZHANG Shuaishuai;HAN Saifei(China Key System&Integrated Circuit Co.,Ltd.,Wuxi 214072,China)
出处 《电子与封装》 2024年第8期58-68,共11页 Electronics & Packaging
关键词 处理器体系结构 体系结构模拟器 功能模拟器 性能模拟器 混合模拟器 processor architecture architecture simulator functional simulator performance simulator hybrid simulator
  • 相关文献

参考文献5

二级参考文献44

  • 1Wei-WuHu Fu-XinZhang Zu-SongLi.Microarchitecture of the Godson-2 Processor[J].Journal of Computer Science & Technology,2005,20(2):243-249. 被引量:52
  • 2张福新,章隆兵,胡伟武.基于SimpleScalar的龙芯CPU模拟器Sim-Godson[J].计算机学报,2007,30(1):68-73. 被引量:25
  • 3高翔,张福新,汤彦,章隆兵,胡伟武,唐志敏.基于龙芯CPU的多核全系统模拟器SimOS-Goodson[J].软件学报,2007,18(4):1047-1055. 被引量:16
  • 4Robinson W H, Alles M L, Bapty T Aet al. Soft error considerations for nmlticore micro-processor design. In Proc. IEEE International Conference on Integrated Circuit Design and Technology, Austin, USA, May 30-June 1, 2007, pp.1-4.
  • 5Hu W, Yvang J, Gao X et al. Godson-3: A scalable multicore RISC processor with X86 emulation. IEEE Micro, 2009, 29(2): 17-29.
  • 6Rosenblum M, Varadajan M. SimOS: A fast operating system simulation environment. Technical Report, CSL-TR-94-631, Stanford University, 1994.
  • 7Martin M M, Sorin D J, Beckmann B M et al. Multifacet's gencral execution-driven multiprocessor simulator (GEMS) toolset. Computer Architecture News, 2005, 33(4): 92-99.
  • 8Glamm B, Lilja D J. Automatic verification of instruction set simulation using synchronized state comparison. In Proc. the 34th Annual Simulation Symposium (SS 2001), Seattle, USA, April 22-26, 2001, pp.72-77.
  • 9Taylor S, Quinn M, Brown D et al. Functional verification of a multiple-issue, out-of-order, superscalar alpha processor - The DEC Alpha 21264 microprocessor. In Proc. the 35th Conference on Design Automation, San Francisco, California, USA, June 15-19, 1998, pp.638-643.
  • 10Josseo Yim, Park C, Yang W et al. Design verification of complex microprocessors. In Proc. IEEE Asia Pacific Conference on Circuits and Systems, Seoul, Korea, Nov. 18-21, 1996, pp.441-448.

共引文献38

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部