期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

面向配网运行状态在线监测的VCO设计

Design of VCO for online monitoring of distribution network operation status
下载PDF
导出
摘要 文中提出了一种新型的5.17GHz CMOS压控振荡器(VCO),该VCO采用提高品质因子Q的电容反馈技术。该VCO能够在不需要额外衬底偏置电压的前提下,在高频段降低电路的寄生效应,并且电容反馈技术改善了电路的相位噪声,同时采用不需要衬底偏置电压的自衬底偏置技术降低了电路的功耗。测试结果表明,该VCO振荡频率带宽为4.66GHz^5.87GHz,具有22.98%的调谐率;在0.8V电压供电下,电路消耗了3m W的功耗;在1MHz偏移频率处取得了-127.8d Bc/Hz的相位噪声。该VCO的品质因数Fo M达到-197.3d Bc/Hz。 In this paper,a new structure for a capacitor feedback with quality factor Q enhancement of5.17 GHz CMOS VCO is presented.The proposed VCO is able to reduce the parasitic effect of the circuit at high frequencies without additional body biased voltage,improve the phase noise with capacitor feedback circuit,reduce the power consumption of the circuit by adopting self-body biased technology without additional body biased voltage.The measured bandwidth of the frequency is from 4.66 GHz to5.87 GHz with a 22.98%tuning ratio.The circuit consumption is 3 m W at 0.8 V supply.The phase noise of the proposed VCO is-127.8 d Bc/Hz at an offset frequency of 1 MHz.The figure of merit is-197.3 d Bc/Hz.
作者 邹宇 谢振俊 陈恒龙 吴胜聪 熊炜 ZOU Yu;XIE Zhen-jun;CHEN Heng-long;WU Sheng-congXIONG Wei(Guangxi Power Grid Corp Qinzhou Power Supply Bureau,Qinzhou 535000,Guangxi Province,China;China Three Gorges University,Yichang 443002,Hubei Province,China)
机构地区 广西钦州供电局 三峡大学
出处 《信息技术》 2019年第4期47-51,共5页 Information Technology
基金 国家自然科学基金(51407104) 广西电网公司科技项目(0406002018030103SJ100011)
关键词 压控振荡器 低相位噪声 品质因子提高 衬底偏置 电容反馈 voltage controlled oscillator low phase noise quality factor enhancement body biasing capacitor feedback
分类号 TN752 [电子电信—电路与系统]
  • 相关文献

参考文献1

二级参考文献12

  • 1CHATTOPADHYAY S. Tutorial T3: low power design techniques for nanometer design processes - 65 nm and smaller [ C ] // Proceedings of the 20'h International Conference on VLSI Design Held Jointly with 6'h Interna- tional Conference on Embedded Systems. Bangalore, In- dia, 2007: 5.
  • 2PARDO M, AYAZI F. A band reject nested PLL clock cleaner using a tunable MEMS oscillator [ J ]. IEEE Transactions on Circuits and Systems: I, 2014, 61 (3): 653-662.
  • 3WU T, HANUMOLU P K, MAYARAM K, et al. Me- thod for a constant loop bandwidth in LC-VCO PLL frequency synthesizers [ J]. IEEE Journal of Solid-State Circuits, 2009, 44 (2): 427-435.
  • 4YU X Y,SUN Y F, RHEE W, et al. An FIR-embedded noise filtering method for Deha-Sigma fractional-N PLL clock generators [ J]. IEEE Journal of Solid-State Cir- cuits, 2009, 44 (9): 2426-2436.
  • 5SAI A, KOBAYASHI Y, SAIGUSA S, et al. A digitally stabilized type-III PLL using ring VCO with 1.01 psrms inte- grated jitter in 65 nm CMOS [ C ] //Proceedings of IEEE International Solid-State Circuits Conference Digest of Tech- nical Papers. San Francisco, CA, USA, 2012: 245-250.
  • 6LEE S Y, ITO H, ISHIHARA N, et al. A novel direct injection-locked QPSK modulator based on ring VCO in 180 nm CMOS [ J]. IEEE Microwave and Wireless Com- ponents Letters, 2014, 24 (4): 269-271.
  • 7HAJIMIRI A, LIMOTYRAKIS S, LEE T H. Jitter and phase noise in ring oscillators [ J ]. IEEE Journal of Solid-State Circuits, 1999, 34 (6): 790-804.
  • 8KIM J M, KIM S, LEE I Y, et al. A low-noise four- stage voltage-controlled ring oscillator in deep-submi- crometer CMOS technology [ J]. IEEE Transactions on Circuits and Systems: II, 2013, 60 (2): 71-75.
  • 9LEE C E, KONG B S. A low noise and low-power vol tage-controlled oscillator [ C ] // Proceedings of the 57'h International Midwest Symposium on Circuits and Systems. College Station, TX, USA, 2014: 374- 377.
  • 10张兴,杜刚,王源,刘晓彦.超低功耗集成电路技术[J].中国科学：信息科学,2012,42(12):1544-1558. 被引量：15

共引文献3

信息技术
2019年 第4期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部