期刊文献+

低成本高故障覆盖率内建自测试方案

Efficient BIST Scheme with Higher Fault Coverage and Less Hardware over Head
下载PDF
导出
摘要 提出了一个基于重复播种的新颖的BIST(build -inself-test)方案 .它使用侦测随机向量难测故障的测试向量作为种子 ,并利用种子产生过程中剩余的随意位进行存储压缩 .通过最小化种子的测试序列以减少测试施加时间 .实验表明 ,本方案需要外加硬件少 ,测试施加时间较短 ,而故障覆盖率高 。 This paper presents a novel BIST(build-in self-test) approach by reseeding an LFSR.It adopts test patterns used to detect random pattern resistant faults as its seeds. Don't care bits in those seeds,which are remained during the process of test pattern generation by an ATPG tool,are utilized to reduce the size of storage of a seed array. Experimental results show that the proposed approach is able to achieve higher fault coverage,which is approximately equal to that of an ATPG on which the approach depends,and needs less external hardware overhead for synthesis,and consumes less time of test pattern application.
出处 《同济大学学报(自然科学版)》 EI CAS CSCD 北大核心 2002年第12期1519-1523,共5页 Journal of Tongji University:Natural Science
基金 国家自然科学基金资助项目 ( 6 0 1730 4 2 )
关键词 线性反馈移位寄存器 种子 随机向量难测故障 随意位 集成电路 linear-feedback shift-register seed random pattern resistant fault don't care bits
  • 相关文献

参考文献7

  • 1Schotten C,Myer H.Test-point insertion for an area-efficient BIST[A].Proceedings of International Test Conference[C].Washington:IEEE Computer Society,1995.515-523.
  • 2Pomeranz I,Reddy S M.3-weight pseudo-random test generation based on a deterministic test set for combinational and squenial circuits [J].IEEE Transaction on CAD,1993,12(7):1050-1058.
  • 3Pateras S,Pajski.Cube-contained random patterns and their application to the complete testing of synthesized multi-level circuits[A].Proceedings of International Test Conference[C].Nashville TN:IEEE Computer Society,1991.473-482.
  • 4Akers S B,Jansz W.Test set embedding in a built-In self-test environment[A].Proceedings of International Test Conference[C].Washington:IEEE Computer Society,1989.257-263.
  • 5Dufaza C,Viallon H,Chevalier C.BIST hardware generator for mixed test scheme[A].Proceedings of European,Design and Test Conference[C].Paris:IEEE Computer Society,1995.424-430.
  • 6Chen C,Gupta S K.A methodology to design efficient BIST test pattern generators[A].Proceedings of International Test Conference[C].Washington:IEEE Computer Society,1995.814-823.
  • 7Koenemann B.LFSR-coded test patterns for scan designs [A].Proceedings of European Test Conferenee[C].Munchen:IEEE Computer Society,1991.237-242.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部