期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

1V 2.5GHz压控振荡器设计 被引量：9

Design of 1V,2.5GHz Voltage Controlled Oscillator
下载PDF
导出
摘要 设计了 1V ,2 .5 GHz的全集成压控振荡器 .通过优化集成电感的设计 ,同时采用 NMOS管和开关电容阵列作为可变电容 ,使该设计具有较低的相位噪声和较宽的调谐范围 .采用 0 .18μm CMOS工艺进行仿真 ,结果显示 ,在1V电源电压下 ,在偏离中心频率 6 0 0 k Hz处的相位噪声为 - 119d Bc/ Hz,调谐范围为 2 8% ,功耗为 3.6 m W. A 1V,2.5GHz VCO is designed with an on-chip inductor.Through inductor optimization,the VCO has a low phase noise and a wide tuning range with switched capacitor array and NMOS varactor.Simulation results with 0.18μm CMOS process show that the phase noise is -119dBc/Hz at 600kHz offset frequency,the tuning range is 28%,and the power consumption is 3.6mW.
作者 李天望 曾晓军 洪志良
机构地区 复旦大学电子工程系
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2003年第1期80-84,共5页 半导体学报（英文版）
关键词 频率合成器 压控振荡器 相位噪声 开关电容阵列 可变电容 无线收发器 无线通信 frequency synthesizer voltage controlled oscillator phase noise switched capacitor array varactor
分类号 TN752 [电子电信—电路与系统]
  • 相关文献

参考文献12

  • 1Craninckx J,Steyaert M.A 1.8GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors.IEEE J Solid-State Circuits,1997,32(5):736
  • 2Bunch R,Raman S.A 0.35μm CMOS 2.5GHz complementary -Gm VCO using PMOS inversion mode varactors.IEEE Radio Frequency Integrated Circuits Symposium,2001:49
  • 3Muer B D,Itoh N,Borremans,et al.A 1.8GHz highly-tunable low-phase-noise CMOS VCO.IEEE Custom Integrated Circuits Conference,2000:585
  • 4陈钰,洪志良,朱江.采用0.25μmCMOS工艺、适用于LVDS驱动器的高性能多相时钟生成器的设计[J].Journal of Semiconductors,2001,22(8):1069-1074. 被引量：7
  • 5张世林,梁惠来,原小杰,杨德林.梯形凸台衬底内条形半导体激光锁相列阵[J].Journal of Semiconductors,1992,13(2):124-126. 被引量：1
  • 6孙曦庆,李志坚,费圭甫.微多晶硅梁开关振荡器[J].Journal of Semiconductors,1993,14(6):331-336. 被引量：2
  • 7Ham D,Hajimiri A.Concepts and methods in optimization of integrated LC VCOs.IEEE J Solid-State Circuits,2001,36(6):896
  • 8Tiebout M.Low-power low-phase-noise differentially tuned quadrature VCO design in a standard CMOS.IEEE J Solid-State Circuits,2001,36(7):1018
  • 9Niknejad A M,Meyer R G.Analysis,design,and optimization of spiral inductors and transformers for Si RF IC's.IEEE J Solid-State Circuits,1998,33(10):1470
  • 10Rael J,Abidi A.Physical process of phase noise in differential LC oscillators.IEEE Custom Integrated Circuits Conference,2000:569

二级参考文献20

  • 1[1]Sun Lizhong,Kwasniewski T.A 1.25GHz 0.35μm monolithic CMOS PLL clock generator for data communications.IEEE 1998 Custom Integrated Circuits Conference,1998:265
  • 2[2]Boerstler D W.A low-jitter PLL clock generator for microprocessors with lock range of 340～612MHz.IEEE J Solid-State Circuit,1999,34(4):513
  • 3[3]Rategh H R,Samavati H,Lee T H.A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver.IEEE J Solid-State Circuits,2000,35(5):780
  • 4[4]Parker J F,Ray D.A 1.6GHz CMOS PLL with on-chip loop filter.IEEE J Solid-State Circuit,1998,33(3):337
  • 5[5]Svelto F,Deantoni S,Castello R.A 1.3GHz CMOS VCO with 28% frequency tuning.IEEE 1999 Custom Integrated Circuit Conference,1999:645
  • 6[6]Pfaff D,Huang Qiuting.A quarter-micron CMOS,1GHzVCO/prescaler-set for very low power applications.IEEE 1999 Custom Integrated Circuits Conference,1999:649
  • 7[7]Kondoh H,Notani H,Yoshimura T,et al.A 1.5V 250MHz to 3.0V 622MHz operation CMOS phase-locked loop with precharge type phase frequency detector.IEICE Trans Electron,1995,E78-C(4):381
  • 8[8]Lee SeogJun,Beomsup,Lee Kwyro.A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme.IEEE J Solid-State Circuit,1997,32(2):289
  • 9[9]Razavi B.A study of phase noise in CMOS oscillators.IEEE J Solid-State Circuits,1997,31(5):331
  • 10[10]Park Chanhong,Kim Beomsup.A low-noise,900MHz VCO in 0.6μm CMOS.IEEE J Solid-State Circuits,1999,34(5):586

共引文献19

同被引文献61

  • 1奉荣,姜丹丹.基于谐振开关技术的低相噪LC VCO的设计[J].成都信息工程大学学报,2020(5):509-513. 被引量：1
  • 2赵斌,陈迪平,曾健平,刘文用.低相位噪声低功耗LC压控振荡器的设计[J].微计算机信息,2008,24(2):285-286. 被引量：4
  • 3任铮,许永生,石艳玲,赖宗声.一种射频接收芯片中的低相位噪声压控振荡器[J].微计算机信息,2006(01Z):254-256. 被引量：11
  • 4Guillermo Gonzalez著 白晓东译.微波晶体管放大器分析与设计[M].北京:清华大学出版社,2003..
  • 5Ver Hoeye S. , Ramfrez F, Nonlinear optimization tools for the design of high-efficlency microwave oscillators [J ]. IEEE Microwave and Wireless Components Letters, 2004,14 (5) :189-191.
  • 6Behzad Razavi. A study of phase noise in CMOS oscillators[J].IEEE Journal of Solid-state circuits, 1996,31 (3) : 331 - 343.
  • 7Gilles Cibiel,Member,IEEE. Optimization of an ultra low-phase noise sapphire-siGe HBT oscillator using nonlinear CAD[J ],IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, 2004,50 (1) : 33- 41.
  • 8Fong N, Plouchart J. Design of wide-band CMOS VCO for multiband wireless LAN applications [J]. IEEE Journal of Solid-State Circuit, 2003, 38(8):1333-1342.
  • 9Hegazi E, Sjoland H, Abidi A. A filtering technique to lower oscillator phase noise [J]. IEEE Journal of Solid-State Circuit, 2001, 36(12):1921-1929.
  • 10Andreani P. Tail current noise suppression in RF CMOS VCO [J]. IEEE Journal of Solid-State Circuit, 2002, 37(3): 342-348.

引证文献9

二级引证文献21

Journal of Semiconductors
2003年 第1期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部