期刊文献+

高性能模/数转换器AD6645及其应用 被引量:1

High Performance A/D Converter AD6645 and Its Application
下载PDF
导出
摘要 AD6645是美国AD公司生产的第四代宽带模/数转换器,采用新型的流水线结构,可实现高速、高精度的数据转换。这里介绍AD6645的工作原理和应用技巧。 The AD6645 is a broadband A/D converter of fouth generation made in AD corporation, By use of stream line construction, it can achieve high speed and high accuracy. The operating principle and application technique of AD6645 are introduced here.
作者 司朝良
机构地区 济南市
出处 《电子元器件应用》 2003年第1期27-28,44,共3页 Electronic Component & Device Applications
关键词 AD6645 应用 宽带模/数转换器 流水线 Integrated circuit Broadband A/D converter Stream line
  • 相关文献

同被引文献9

  • 1Delic-Ibukic A. Continuous digital calibration of pipeline ADCs [D]. Orono: Department of Electrical and Computer Engineering, University of Maine, 2000.
  • 2Yuan Jie, Farhat N H, van der Spiegel J. Background calibration with piecewise linearized error model for CMOS pipeline A/D converter[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2008, 55(1): 311-321.
  • 3Centurelli F, Monsurro P, Trifiletti A. Behavioral modeling for calibration of pipeline analog-to-digital converters [J].IEEE Transactions on Circuits and Systems I: Regular Papers, 2010, 57(6): 1 255- 1 264.
  • 4Siragusa E J, Galton I. Gain error correction technique for pipelined analogue-to-digital converters[J]. Electronics Letters, 2000, 36(7):617-618.
  • 5Keane J P, Hurst P J, Lewis S H. Background interstage gain calibration technique for pipelined ADCs [J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2005, 52(1): 32-43.
  • 6Hung L H, I.ee T C. A split-based digital background calibration technique in pipelined ADCs[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2009, 56(11): 855-859.
  • 7Mohammad T S, Hamoui A A. Area and power optimization of high-order gain calibration in digitally-enhanced pipelined ADCs [J]. IEEE Transaction on Very Large Scale Integration (VLSI) Systems, 2010, 18(4) : 652-657.
  • 8王妍,于奇,宁宁,杨谟华.一种流水线A/D转换器Multi-bit级增益误差校正方法[J].微电子学,2009,39(3):302-305. 被引量:1
  • 9蔡俊,冉峰,徐美华,甄兰兰.低功耗10 bit 40 MS/s流水线型ADC设计[J].华中科技大学学报(自然科学版),2010,38(1):61-64. 被引量:3

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部