期刊文献+

模拟验证中的覆盖评估准则 被引量:1

Coverage Metrics in Simulation-Based Verification
下载PDF
导出
摘要 模拟作为实际工程领域中设计验证的主要方法,其不完备性常常是不可避免的,对大规模的设计方案尤其如此,因此覆盖评估成为模拟验证中不可或缺的技术。文章在陈述覆盖评估意义的基础上,详细介绍了现有的各类覆盖评估准则,剖析了各个准则的优缺点,并通过实验得出比较数据。 As the primary workhorse for design verification in engineering,simulation is inevitably incomplete,especially with regard to large designs.Therefore,it is indispensable to evaluate coverage.After explaining significance of coverage metrics,we introduce different kinds of current ones in detail,and analyse their advantages and disadvantages.At last,we compare them in experiments.
出处 《微电子学与计算机》 CSCD 北大核心 2003年第2期40-43,47,共5页 Microelectronics & Computer
基金 国家自然科学基金重点项目(90207002) 北京市重点科技项目(H020120120130)
关键词 模拟验证 覆盖评估准则 电路结构 可观测性 有限自动机 错误模型 集成电路 Coverage metrics,Code,Circuit structure,Observ-ability,FSM(Finite State Machine),Error model
  • 相关文献

参考文献9

  • 1[1]P Rashinkar, P Paterson, and L Singh. System-On-A-Chip verification: methodology and techniques. Massachusetts,USA: Kluwer Academic Publishers, 2001.
  • 2[2]Serdar Tasiran, and Kurt Keutzer. Coverage Metrics for Functional Validation of Hardware Designs. IEEE Design and Test of Computers, July-August 2001,18(4):36~45.
  • 3[3]S Devadas, A Ghosh, and K Keutzer. Observability-based code coverage metric for functional simulation. In Proc. Int.Conf. Computer-Aided Design, November 1996: 418~425.
  • 4[4]F Fallah, S Devadas, and K Keutzer. OCCOM-Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification. IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, August 2001,20(8):1003~1015.
  • 5[5]Y Hoskote et al. Coverage Estimation for Symbolic Model Checking, Proc. 36th Design Automation Conf., ACM Press,New York, 1999: 300~305.
  • 6[6]VCS Coverage Metrics Users Guide. Version 6.0.1. Synopsys, Inc., September 2001: 4~2.
  • 7[7]M Kantrowitz and L M Noack. I′m Done Simulating; Now What?Verification Coverage Analysis and Correctness Checking of the DEC chip 21164 Alpha Microprocessor,Proc. 33rd Design Automation Conf., ACM Press, New York,1996:325~330.
  • 8[8]AL-Asaad H and Hayes J P. Design Verification via Simulation and Automatic Test Pattern Generation. IEEE ICCAD,1995: 174~180.
  • 9[9]Campenhout D V, A1-Asaad H, Hayes J P, et al. HighLevel Design Verification of Microprocessors via Error Modeling. ACM Transactions on Design Automation of Electronic System, 1998, 3(4): 581~599.

同被引文献6

  • 1R Kurshan.Computer aided verification:the automata-theoretic approach[M].Princeton University Press,1994
  • 2P Wolper,M Vardi,A Sistla.Reasoning about infinite computation paths[C].In Proceedings of the 21th Annual Symposium on Foundation of Computer Science,pages 185~194,IEEE Computer Society Press,1983
  • 3R Alur,D Dill.A theory of timed automata[J].Theoretical Computer Science,1994,126:183~235
  • 4R Alur,T Henzinger.Back to the future:toward a theory of timed regular languages[C].In the Processings of the 33rd Annual IEEE Symposium on Foundations of Computer Science,1992,177~186
  • 5A Bouajjani,Y Lakhnech,S Yovine.Model checking for extended timed eemporal logics[C].In FTRTFT'96,Uppsala Sweden,1996:11~13
  • 6R Alur,L Fix,T Henzinger.Event clock automata:a determinizable class of timed automata.In the Proceedings of the Sixth Annual Conference on Computer-aided Verification[J].Lecture Notes in Computer Science 818,Springer-Verlag,1994:1~13

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部