5Paul Gratz,Karthikeyan Sankaralingam,Heather Hanson,Premkishore Shivakumar,Robert McDonald,Stephen W. Keckler,Doug Burger.Implementation and Evaluation of a Dynamically Routed Processor Operand Network. Proceedings of the First International Symposium on Networks-on-Chip . May07-092007
6David Arditti Ilitzky,Jeffrey D Hoffman,Anthony Chun,Brando Perez Esparza."Architecture of the Scalable Communications Core‘s Network on Chip,"[].IEEE Micro Magazine.2007
7Antonio Pullini,Federico Angiolini,Paolo Meloni,David Atienza,Srinivasan Murali,Luigi Raffo,Giovanni De Micheli,Luca Benini."NOC Design and Implementation in 65nm Technology,"[].NOCs First International Symposium on Networks-on-Chip (NOCS‘).2007
二级参考文献47
1[1]Tobias Bjerregaard,Shankar Mahadevan,"A Survey of Research and Practices of Network-on-Chip",ACM Computing Surveys,Vol.38,Issue 1,2006.
2[2]Partha Pratim Pande,Cristian Grecu,Michael Jones,Andre Ivanov,Resve Saleh,"Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures",IEEE Transactions on Computers,vol.54,pp.1024-1040,August,2005.
3[3]S.Kumar et al.,"A Network on Chip Architecture and Design Methodology",Proc.Int'l Symp.VLSI(ISVLSI),pp.117-124,2002.
4[4]W.J.Dally and B.Towles,"Route Packets,Not Wires:On-Chip Interconnection Networks",Proc.Design Automation Conf.(DAC),pp.683-689,2001.
6[6]F.Karim et al.,"An Interconnect Architecture for Networking Systems on Chips",IEEE Micro,vol.22,no.5,pp.36-45,Oct.2002.
7[7]Marcello Coppola,Riccardo Locatelli,Giuseppe Maruccia,Lorem Pieralisi and AlbertO Scanurra,"Spidergon:a novel on-chip communication network",System-on-Chip,2004.Proceedings.2004International Symposium on,pp.15-18,Nov.2004.
8[8]P.Guerrier and A.Greiner,"A Generic Architecture for On-Chip Packet-Switched Interconnections",Design,Automation and Test in Europe Conference and Exhibition 2000.Proceedings,pp.250-256,March,2000.
9[9]P.P.Pande,C.Grecu,A.Ivanov and R.Saleh,"Design of a Switch for Network on Chip Applications".Proc.Int'l Symp.Circuits and Systems(ISCAS),vol.5,pp.217-220,May,2003.
10[10]M Saneei,A Afzali-Kusha,and Z Navabi,"Low-power and Low-latency Cluster Topology for Local Traffic NOCs",In Proceedings of 2005 IEEE International Symposium on Circuits and Systems,Island of Kos,Greece,vol.4 pp.1-5,May 2006.
