期刊文献+

一种前馈架构的Σ-Δ调制器设计

Design of a Σ-Δ Modulator with Feed Forward Architecture
下载PDF
导出
摘要 基于40 nm CMOS工艺,设计了一种前馈架构的3阶1位量化离散时间Σ-Δ调制器。该调制器的信号带宽为100 kHz,过采样比为128。为了适应低电压环境,输入端开关采用栅压自举结构以提升采样信号的线性度,运算放大器采用两级结构以增加输出摆幅。为了降低系统功耗,比较器采用动态结构实现。仿真结果表明,在1.2 V电源电压下,该调制器的最高信噪比为88.1 dB,功耗为1.5 mW。 A 3 rd-order single-bit discrete-timeΣ-Δmodulator with feed forward architecture was designed in a 40-nm CMOS technology.The signal bandwidth was 100 kHz and the oversampling ratio(OSR)was 128.In order to meet low voltage requirements,a bootstrapped switch was used at the input to improve the linearity of sampled signals,and two-stage amplifiers were utilized to increase the output swings.Besides,the dynamic comparator was employed to reduce the system power.The simulation results showed that the proposed modulator achieved 88.1 dB maximum signal-to-noise ratio(SNR)under 1.2 V supply,and the power consumption was 1.5 mW.
作者 陈笑 王志功 黎飞 CHEN Xiao;WANG Zhigong;LI Fei(Institute of RF-&OE-ICs,Southeast University,Nanjing210096,P.R.China)
出处 《微电子学》 CAS 北大核心 2019年第3期331-335,共5页 Microelectronics
基金 国家自然科学基金资助项目(6504000177)
关键词 Σ-Δ调制器 前馈架构 栅压自举开关 两级运算放大器 Σ-Δmodulator feed forward architecture bootstrapped switch two-stage operational amplifier
  • 相关文献

参考文献2

二级参考文献14

  • 1SILVA J, MOON U, STEENSGAARD J, et al. Wideband low-distortion delta-sigma ADC topology [J]. ElecLett, 2001, 37(12): 737-738.
  • 2YAO L, STEYAERT M S J, SANSEN W. A 1-V 140 μW 88-dB audio sigma-delta modulator in 90-nm CMOS [J]. IEEE J Sol Sta Circ, 2004, 39(11) : 1809- 1814.
  • 3GEERTS Y, STEYAERT M, SANSEN W. Design of multi-bit delta-sigma A/D converters [M]. Boston: Kluwer Academic Publishers, 2002 : 81-83.
  • 4DESSOUKY M, KAISER A. Very low-voltage digital-audio △∑ modulator with 88-dB dynamic range using local switch bootstrapping [J]. IEEE J Sol Sta Circ, 2001, 36(3): 349-355.
  • 5GONGZ, CHEN B, HU X, et al. A low power 8th order elliptic low-pass filter for a CMMB tuner [J]. J Semicond, 2011, 32(9): 095002-1- 095002-3.
  • 6NANDI T, BOOMINATHAN K, PAVAN S. A continuous-time AY. modulator with 87 dB dynamic range in a 2 MHz signal bandwidth using a switched- capacitor return-to-zero DAC [C] // IEEE CICC. San Jose, CA, USA. 2012: 1-4.
  • 7ANDERSON M, SUNDSTROM L. Design and measurement of a CT △∑ ADC with switched-capacitor switched-resistor feedback [J]. IEEE J Sol Sta Circ, 2009, 44(2): 473-483.
  • 8DONGHYUN K, MATSUURA T, MURMANN B. A continuous-time, jitter insensitive △∑ modulator using a digitally linearized Gm-C integrator with embedded SC feedback DAC [C] // IEEE Symp VLSI Circ. Honolulu, HI, USA. 2011: 38-39.
  • 9DAVID J, KENNETH M. Analog integrated circuit design [M]. Toronto: John Wiley & Sons, 1997.
  • 10MARQUES A, PELUSO V, STEYAERT M S, et al. Optimal parameters for AE modulator topologies [J]. IEEE Trans Circ Syst II, 1998, 45(9): 1232-1241.

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部