期刊文献+

一种具有上电启动功能的差分环形压控振荡器 被引量:3

A Differential Ring VCO with Power-On Start Function
下载PDF
导出
摘要 设计了一种具有上电启动功能的差分环形压控振荡器(VCO),该电路可作为时钟产生模块应用于SoC中的高速锁相环(PLL)。该VCO采用全差分延迟结构,可更好地抑制来自电源的共模噪声。增加了使控制电压变化可控的上电启动电路,便于控制PLL中环路开启次序,缩短PLL锁定时间,为延迟单元提供适当的初始偏置和起振条件。基于GF 28 nm标准CMOS工艺进行电路设计、仿真和版图设计。仿真结果表明,该VCO具有良好的起振可靠性和稳定性,输出频率调谐范围为0.65~3.9 GHz。在1 V电源电压、1.625 GHz中心频率时,相位噪声为-80.44 dBc/Hz@1 MHz,功耗为6.6 mW。应用该VCO的PLL的测试结果表明,锁定时间为1.6μs,频率调谐范围和锁定时间均优于对比文献。 A differential ring voltage controlled oscillator(VCO)with power-on start function was designed,which was used as a clock generation module for the applications of high speed phase locked loops(PLL)in SoC.A fully differential delay structure was used to suppress the common mode noise from the power supply.To ensure the control voltage variation of the VCO was controllable,a power-on starting circuit was incorporated,so as to control the opening sequences of the loop,to shorten the lock time of the PLL,and to provide an appropriate initial offset and starting conditions for delay unit.Circuit design,simulation and layout design were based on GF 28 nm standard CMOS process.The simulation results showed that the proposed VCO had an excellent start-up reliability and stability,and the tuning range of output frequency was 0.65~3.9 GHz.The phase noise was-80.44 dBc/Hz@1 MHz,and the power consumption was 6.6 mW under 1.0 V power supply and 1.625 GHz center frequency.The PLL with the proposed VCO had a lock time of 1.6μs.The frequency tuning range and lock time of the VCO were superior to the referred literatures.
作者 刘雨婷 刘兴辉 孙嘉斌 李威 王绩伟 LIU Yuting;LIU Xinghui;SUN Jiabin;LI Wei;WANG Jiwei(School of Physics,Liaoning Univ.,Shenyang110036,P.R.China;Beijing Chongxin Commun.Technol.Co.,Ltd.,Beijing100041,P.R.China;Institute of Computing Technol.,Chinese Academy of Sci.,Beijing100190,P.R.China)
出处 《微电子学》 CAS 北大核心 2019年第4期471-476,共6页 Microelectronics
基金 国家自然科学基金资助项目(11574124) 辽宁省教育厅研究生教育教学改革项目(辽教函[2017]24号)
关键词 压控振荡器 启动电路 偏置产生电路 锁相环 VCO startup circuit bias generation circuit PLL
  • 相关文献

参考文献7

二级参考文献59

  • 1邓晶晶,李宁,李巍,陈丹凤,任俊彦.正交输出、双调谐、高性能4.488GHz环形振荡器设计[J].复旦学报(自然科学版),2008,47(6):743-748. 被引量:1
  • 2王雪艳,朱恩,熊明珍,王志功.11GHz CMOS环形压控振荡器设计[J].Journal of Semiconductors,2005,26(1):187-191. 被引量:7
  • 3曾健平,章兢,谢海情,刘利辉,曾云.1.8GHz宽带低相位噪声CMOS压控振荡器设计[J].湖南大学学报(自然科学版),2007,34(6):37-40. 被引量:4
  • 4Maneatis J G. Low--jitter process--independent DLL and PLL based on self-biased techniques[J]. 1EEE Journal of Solid-State Circuits, 1996,31(11) : 1723-1732.
  • 5Maneatis J G. Self--biased high--bandwidth low--jitter 1 --to--4096 multiplier clock generator PLL[J]. IEEE Journal of Solid-State Circuits, 2003,38(11) : 1795-1803.
  • 6Young I, Greason J, Wong K, et al. A PLL clock generator with 5--110 MHz lock range for microprocessors [J]. IEEE Journal of Solid-State Circuits, 1992, 27 (11):1599-1607.
  • 7Maneatis J G, Horowitz M. Precise delay generation using coupled oscillators [J]. IEEE Journal of Solid- State Circuits, 1993,28(12): 1273-1282.
  • 8Foty D P. Mosfet Modeling with SPICE[M]. Upper Saddle River: Prentice-Hall, 1997.
  • 9Hajimiri A, Limotyrakis S, and Lee T H. Jitter and phase noise in ring oscillators[J]. IEEE Journal of Solid-State Circuits, 1999, 34(6): 790-804.
  • 10Tsuyoshi Ebuchi, Yoshihide Komatsu, Tatsuo Okamoto, et al. A 125-1250 MHz process-independent adaptive bandwidth spread spectrum clock generator with digital controlled self-calibration[J]. IEEE Journal of Solid-State Circuits, 2009, 44(3): 763-774.

共引文献20

同被引文献17

引证文献3

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部