期刊文献+

系统芯片中AMBA总线串扰故障的自测试方法

A Self-Test Approach For Testing Crosstalk Faults in AMBA Bus -Based SoC
下载PDF
导出
摘要 系统芯片(SoC)技术的发展使得芯片内总线长度大大增加,芯片速度按照摩尔定律成倍提高(高达GHz),总线间的串扰(Crosstalk)现象也日益严重,因此关于串扰的故障模型和自测试技术越来越受到关注。本文利用最大侵扰故障MAF(Maximal Aggressor Fault)模型,提出了一种SoC芯片中总线串扰故障的自测试方法。利用该方法,SoC芯片中地址、数据和控制总线的串扰故障均得到了测试,实验结果也表明其硬件开销较其它方案大大降低。 Crosstalk effect on interconnects is becoming significant especially in System-on-a-Chip (SoC) architecture in which the length of bus is intensively increased and the operating frequency of the chip reaches the order of GHz by the law of Moor. Some kind of crosstalk fault models and self-test methods are developed. A new crosstalk self-test method using the Maximal Aggressor Fault (MAF) model is proposed in this paper. By means of this method the Crosstalk faults of address bus, data bus and control bus in a SoC chip can be tested. The result also show that the area overhead is also decreased drastically compared with other method.
出处 《电路与系统学报》 CSCD 2003年第2期124-129,共6页 Journal of Circuits and Systems
基金 国家自然科学基金资助项目(60176018)
关键词 系统芯片 串扰 MAF AMBA总线 System on chip (SoC) Crosstalk MAF AMBA Bus
  • 相关文献

参考文献8

  • 1[1]Cheng Kwang-Ting, et al. Test challenges for deep sub-micron technologies [A]. Proc. of Design Automation Conf [C]. 2000, 142.
  • 2[2]Bai X, et al. Self-test Methodology for At-speed Test of Crosstalk in Chip Interconnects [A]. Proc. of Design Automation Conf. [C]. 2000, 619.
  • 3[3]Cuviello M, Dey S, Bai X. Fault Modeling and Simulation for Crosstalk in System-On-Chip Interconnects[A]. Proc. of the International Conference on Computer-Aided Design (ICCAD)[C]. 1999: 297.
  • 4[4]Petra, Norholz. Signal Integrity Problem in Deep Submicron arising from Interconnects between Cores. VLSI Test Symposium[A]. 1998 Proceedings, 16th IEEE[C]. 1998.
  • 5[5]Jun Yang, Chen Hu. A new Self-test Structure for At-Speed Test of Crosstalk in SOC Buses[A]. Proc. of 2001 4th International Conference On ASIC[C].
  • 6[6]Zhao Y, Dey S. Analysis of interconnect crosstalk defect coverage of test sets [A]. Test Conference, 2000. Proceedings. International[C]. 2000.
  • 7[7]Yim Joon-Seo, Kyung Chong-Min. Reducing cross-coupling among interconnect wires in deep-submicron datapath design[A]. Proceedings of 36th Design Automation Conference[C]. 1999, 1999.
  • 8[8]Lai Wei-Cheng, Huang Jing-Reng, Cheng Kwang-Ting. Embedded-software-based approach to testing crosstalk-induced faults at on-chip buses[A]. VLSI Test Symposium[C]. Proceedings of 19th IEEE on VTS 2001.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部