期刊文献+

低电压低功耗ECL电路设计 被引量:5

Design of Low-voltage and Low-power ECL Circuits
下载PDF
导出
摘要 首先指出了 ECL电路随着集成度和速度的提高 ,存在着功耗太大的问题 ,进而提出了采用低电压电源以降低功耗 ,为此发展了将串联开关转换成并联开关的技术 ,保证了电路能在低电压下正常工作 ,并由此实现了适合于低电压工作的 ECL电路的开关级设计。从对设计的电路进行的计算机模拟结果表明 ,采用文中提出的并联开关技术设计的电路 ,在电源电压为 -2 .5 V时 ,不仅具有正确的逻辑功能和较高的工作速度 ,且比采用-5 .0 V电源的电路节约了 80 In this paper, the problem of high power dissipation of ECL integrated circuits with the increase of the speed and density is discussed. Then, we propose to use low-voltage supply to decrease power dissipation for ECL circuits and develop a parallel switches technique instead of cascade switches to make ECL circuits operate correctly at low-voltage supply. Using this technique, ECL circuits which can operate at low-voltage supply can be designed at switch-level. The simulation results show that the designed ECL circuits with -2.5 V supply voltage using the parallel switches technique proposed not only have correct logic functions and high speed, but also decrease more than 80% power dissipation comparing with the counterparts with -5 V supply voltage.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2003年第2期219-224,共6页 Research & Progress of SSE
基金 浙江省科技厅重点资助项目 (编号 :0 0 1110 0 2 1)
关键词 ECL 电路设计 低电压低功耗电路 开关信号理论 射极耦合逻辑电路 并联开关 非饱和型数字集成电路 串联开关 low-voltage and low-power circuits switch-signal theory ECL circuits parallel switches
  • 相关文献

参考文献12

  • 1吴训威,F.Prosser.数字电路的开关级设计理论[J].中国科学(E辑),1996,26(3):257-265. 被引量:15
  • 2Nambu H, Kanetani K, Idei Y. A0.65-ns,72-kb ECL CMOS RAM Macro for a 1-MB SRAM. IEEE Journal of Solid-State Circuits, 1995 ; 30(4) :491 -499.
  • 3Bonges H A, Adams R D, Allen A J, et al. A 576 K 3.5-ns access BiCMOS ECL static RAM with array built-in self-test. IEEE Journal of Solid-State Circuits, 1992;27(4) :649-656.
  • 4Keiidhi Higeta, Masami Usami, Masayuki ohayashi,et al. A soft-error-immune 0. 9-ns 1. 15-Mb ECLCMOS SRAM with 30-ps 120 k logic gates and on-chip test circuitry. IEEE Journal of Solid-State Circuits,1996;31(10):1443-1450.
  • 5Elmasry M I. Digital Bipolar Integrated Circuits,New York :John Wiley & Sons, 1983.
  • 6Vojin G Oklobdzija. An ECL gate with improved speed and low power in a BiCMOS process. IEEE J Solid-State Circuits, 1996;31 ( 1 ) : 77 - 83.
  • 7Norman P Jouppi, Stenfanos Sidiropoulos, Suresh Menon. A speed, power and supply noise evaluation of ECL driver circuits. IEEE J Solid-State Circuits,1996 ;31 (1) : 38-45.
  • 8Tseng Yuh-Kuang, Wu Chung-Yu. A 1.5-V differential cross-coupled bootstrapped BiCMOS logic for lowvoltage applications. IEEE J Solid-State Circuits,1998:33(10):1576-1579.
  • 9Seng Y K, Rofuil S S. 1.1 V full-swing double bootstrapped BiCMOS logic gates. IEEE Proc Circuits Devices System, 1996 ; 143 (1) : 41 - 45.
  • 10吴训威,章专.Theory of differential current switches and design of ternary ECL circuits at switch level.Int J of Electronics,1991;71(6):1023-1035.

二级参考文献9

  • 1吴训威.指导nM0S数字电路元件级设计的开关信号理论[J].电子学报,1993,21(11):83-86. 被引量:10
  • 2吴训威,Int J of Electronics,1993年,75卷,1023页
  • 3庄南,IEEE J Solid.State Circuits,1992年,27卷,840页
  • 4吴训威,Theory and Applications,1992年,20卷,891页
  • 5吴训威,IEEE Proc ISMVL Victoria,1991年
  • 6吴训威,IEEE Proc G,1991年,138卷,21页
  • 7吴训威,Int J of Electronics,1991年,71卷,1023页
  • 8吴训威,Int J of Electronics,1988年,65卷,891页
  • 9Shen J P,IEEE Design & Test of Computers,1987年,4卷,4期,15页

共引文献14

同被引文献30

  • 1章专,周威.双边沿动态触发器的设计及其应用[J].浙江大学学报(理学版),2007,34(2):181-184. 被引量:2
  • 2章专,马慧舒.基于对称输入输出的三值ECL门电路设计[J].浙江大学学报(理学版),2007,34(4):418-420. 被引量:1
  • 3JOUPPI N P, SIDIROPOULOS S, MENON S. A speed and supply noise evaluation of ECL driver circuits [J]. IIEEE Journal of Solid-State Circuits, 1996,31(1):38-45.
  • 4ISHII K, NOSAKA H, IKA M, et al. 3.21ps ECL gate using Inp/InGaAs DHBT technology [J]. Electronics Letters,2003,39(2) :1434-1436.
  • 5WU Xun-wei, ZHANG Zhuan. Theory of differential current switches and logic design of ternary ECL circuits at switch level[J].Int J Electronics, 1991,71 (6) : 1023-1035.
  • 6刘莹,方振贤.I^2L和TTL型双边沿D触发器[J].电子科学学刊,1997,19(3):416-419. 被引量:7
  • 7KURODA T. BiCOMS-where is the beef. panel discussion [A]. Proceedings of Symposium on VLSI Circuits [C]. Kyoto: Kyoto University ,1993. 19-21.
  • 8ISHII K, NOSAKA H, IKA M, et al. 3. 21ps ECL gate using Inp/InGaAs DHBT technology [J]. Electronics Letters, 2003,39 (2): 1434- 1436.
  • 9JENS N, RICHARD N. Modified feedback ECL Gate for Gb/s applications[J]. IEEE Journal of Solid-State circuits, 1999,34(2) :205-211.
  • 10BANOVIC N, DOKIC B L. VF bipolar integrated circuits [J]. Telsiks' 99, 1999,13-15:396-399.

引证文献5

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部